Conferences related to VLIW

Back to Top

2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 IEEE International Solid- State Circuits Conference - (ISSCC)

ISSCC is the foremost global forum for solid-state circuits and systems-on-a-chip. The Conference offers 5 days of technical papers and educational events related to integrated circuits, including analog, digital, data converters, memory, RF, communications, imagers, medical and MEMS ICs.


ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)

The ICASSP meeting is the world's largest and most comprehensive technical conference focused on signal processing and its applications. The conference will feature world-class speakers, tutorials, exhibits, and over 50 lecture and poster sessions.


2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA)

Industrial Informatics, Computational Intelligence, Control and Systems, Cyber-physicalSystems, Energy and Environment, Mechatronics, Power Electronics, Signal and InformationProcessing, Network and Communication Technologies


2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)

ASP-DAC 2018 is the 23rd annual international conference on VLSI design automation in Asia and South Pacific regions, one of the most active regions of design and fabrication of silicon chips in the world. The conference aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of presenting recent advances and with forums for future directions in technologies related to Electronic Design Automation (EDA). The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA researchers/developers and system/circuit/device designers. All scientists, engineers, and students who are interested in theoretical and practical aspects of VLSI design and design automation are welcomed to ASP-DAC.


More Conferences

Periodicals related to VLIW

Back to Top

Circuits and Systems for Video Technology, IEEE Transactions on

Video A/D and D/A, display technology, image analysis and processing, video signal characterization and representation, video compression techniques and signal processing, multidimensional filters and transforms, analog video signal processing, neural networks for video applications, nonlinear video signal processing, video storage and retrieval, computer vision, packet video, high-speed real-time circuits, VLSI architecture and implementation for video technology, multiprocessor systems--hardware and software-- ...


Circuits and Systems Magazine, IEEE


Computer

Computer, the flagship publication of the IEEE Computer Society, publishes peer-reviewed technical content that covers all aspects of computer science, computer engineering, technology, and applications. Computer is a resource that practitioners, researchers, and managers can rely on to provide timely information about current research developments, trends, best practices, and changes in the profession.


Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities. Practical applications of aids resulting in producible analog, digital, optical, or microwave integrated circuits are emphasized.


Computers, IEEE Transactions on

Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...


More Periodicals

Most published Xplore authors for VLIW

Back to Top

Xplore Articles related to VLIW

Back to Top

Future Trends in Digital Signal Processors

1991 Symposium on VLSI Circuits, 1991

Summary form only given. Discusses future trends in the development and applications supported by digital signal processing.


Optimization of scheduling mode for conflicts across the block

2013 IEEE Third International Conference on Information Science and Technology (ICIST), 2013

Instruction scheduling helps to hide pipeline delays and cache latencies in VLIW architectures, whose performance heavily depends on the compiler optimization techniques. However, the instruction conflicts across blocks also need to be taken into account while compiling. In order to solve this problem with as less performance loss as possible, the paper presents a general framework which hides the delay ...


Student research poster: Software out-of-order execution for in-order architectures

2016 International Conference on Parallel Architecture and Compilation Techniques (PACT), 2016

Processor cores are divided into two categories: fast and power-hungry out-of- order processors, and efficient, but slower in-order processors. To achieve high performance with lowenergy budgets, this proposal aims to deliver out-of- order processing by software (SWOOP) on in-order architectures. Problem: A primary cause for slowdown in in-order processors is last-level cache misses (caused by difficult to predict data-dependent loads), ...


A VLIW processor-based audio/video codec for consumer applications

2002 Digest of Technical Papers. International Conference on Consumer Electronics (IEEE Cat. No.02CH37300), 2002

This paper describes an economical and flexible video codec cell supporting MPEG-2 and related algorithms in consumer applications such as DVD recorders and PVR. It is based on a general-purpose VLIW processor with hardware acceleration for selected tasks. The same architecture can support mixed audio/video encode and decode.


Multithreading implementation in a single core TMS320C6713 DSP

2014 International Conference on Advances in Communication and Computing Technologies (ICACACT 2014), 2014

Very Long Instruction Word is an architectural breakthrough in DSP architecture that caters to the real time constraints and efficient algorithm implementation. This paper brings out various loopholes namely latency, underutilization of functional units, use of NOPs and constraints of cross path in register file accessing present in such architecture. This paper proposes a technique to reduce the delay slots ...


More Xplore Articles

Educational Resources on VLIW

Back to Top

IEEE-USA E-Books

  • Future Trends in Digital Signal Processors

    Summary form only given. Discusses future trends in the development and applications supported by digital signal processing.

  • Optimization of scheduling mode for conflicts across the block

    Instruction scheduling helps to hide pipeline delays and cache latencies in VLIW architectures, whose performance heavily depends on the compiler optimization techniques. However, the instruction conflicts across blocks also need to be taken into account while compiling. In order to solve this problem with as less performance loss as possible, the paper presents a general framework which hides the delay of conflicts in three different aspects. The experiments indicate that the proposed algorithms have achieved the goal of solving the conflicts with less cost in performance.

  • Student research poster: Software out-of-order execution for in-order architectures

    Processor cores are divided into two categories: fast and power-hungry out-of- order processors, and efficient, but slower in-order processors. To achieve high performance with lowenergy budgets, this proposal aims to deliver out-of- order processing by software (SWOOP) on in-order architectures. Problem: A primary cause for slowdown in in-order processors is last-level cache misses (caused by difficult to predict data-dependent loads), resulting in cores stalling. Solution: As loads are non-blocking operations, independent instructions are scheduled to run before the loads return. We execute critical load instructions earlier in the program for a three-fold benefit: increasing memory and instruction level parallelism, and hiding memory latency. Related work: Some instruction scheduling policies attempt to hide memory latency, but scheduling is confined by basic block limits and register pressure. Software pipelining [3] is restricted by dependencies between instructions and decoupled access-execute (DAE) [1] suffers from address re-computation. Unlike EPIC [2] (evolved from VLIW), SWOOP does not require hardware support for predicated execution, speculative loads and their verification, delayed exception handling, memory disambiguation etc.

  • A VLIW processor-based audio/video codec for consumer applications

    This paper describes an economical and flexible video codec cell supporting MPEG-2 and related algorithms in consumer applications such as DVD recorders and PVR. It is based on a general-purpose VLIW processor with hardware acceleration for selected tasks. The same architecture can support mixed audio/video encode and decode.

  • Multithreading implementation in a single core TMS320C6713 DSP

    Very Long Instruction Word is an architectural breakthrough in DSP architecture that caters to the real time constraints and efficient algorithm implementation. This paper brings out various loopholes namely latency, underutilization of functional units, use of NOPs and constraints of cross path in register file accessing present in such architecture. This paper proposes a technique to reduce the delay slots present in the pipeline due to NOPs and hence obtain reduction in code size and reduced latency. With the available functional units, thread level parallelism is introduced to enhance existing instruction level parallelism, thus addressing the issue of under utilization of functional units. Aforementioned issues are dealt with by the use of multithreading - concept frequently associated with multi-core DSPs and RTOS. This paper reports a novel technique of introducing a programming discipline in assembly coding to emulate multithreading in a single core DSP without use of OS and reduction in the number of clock cycles required is observed. Code snippets implemented using Code Composer Studio for TMS320C6713 illustrate the concepts.

  • An efficient motion-adaption de-interlacing technique on VLIW DSP architecture

    This paper presents an efficient motion-adaptive deinterlacing method based on edge-based liner average (ELA) and temporal adaptive interpolation. The pixel in the missing field is classified into static and moving area. If a pixel is located in the static area, the information in the adjacent field with the same parity is used. If a pixel is located in the moving area, ELA is deployed intra field. Experimental results show that the performance of the proposed method is superior to the line-averaging and ELA method both objectively and subjectively. Moreover, our algorithm is tailored for VLIW DSP architecture and thus requires very low computational complexity.

  • Branch Merging For Effective Exploitation Of Instruction-level Parallelism

    None

  • An 8-way VLIW embedded multimedia processor built in 7-layer metal 0.11 /spl mu/m CMOS technology

    A 533 MHz 2.5 W 2132 MIPS 12.8 GOPS 2.1 GFLOPS 8-way VLIW embedded multimedia processor occupies a 7.8/spl times/7.8 mm/sup 2/ die in a 7-layer metal 0.11 /spl mu/m CMOS at 1.2 V. VLIW, SIMD, dynamic branch prediction, non-aligned dual load/store mechanism and a crosstalk-aware design flow contribute to performance.

  • Efficient implementation of a rake receiver on the TMS320C64x

    The evolution of radio-communication systems to third generation based on the WCDMA technique leads to an increase of the digital signal processing complexity. Due to their flexibility, high-performance DSP processors are good candidates for the platform used in radio-communication infrastructures. In this paper, an efficient implementation of a WCDMA rake receiver on the Texas Instrument TMS320C64x VLIW DSP is proposed. For minimizing the code execution time, the optimization techniques based on the exploitation of the data and instruction-level parallelism are presented.

  • Kernel formation in Garpcc

    The Garp project (Mahlke et al., 1992) quantitatively investigates the benefits of adding an on-chip dynamically reconfigurable coprocessor to a standard instruction processor. Intended for acceleration of loops, Garp's coprocessor performs iteration control and both streaming and random memory accesses without assistance from the instruction processor. The companion project Garpcc (Callahan, 2002) investigates whether new compilation approaches can enable automatic exploitation of the coprocessor starting from standard C code. No hints regarding hardware/software partitioning are expected, although profiling data is assumed. A key technique used by Garpcc is to exclude rarely taken control paths from the coprocessor implementation of the loop (Callahan and Wawrzynek, 1998); when an iteration takes an excluded path, control hops back to the instruction processor to execute the remainder of that iteration, and control returns to the coprocessor at the start of the next iteration. The set of included paths is called the kernel of the loop.



Standards related to VLIW

Back to Top

No standards are currently tagged "VLIW"


Jobs related to VLIW

Back to Top