Microarchitecture

View this topic in
In computer engineering, microarchitecture (sometimes abbreviated to µarch or uarch), also called computer organization, is the way a given instruction set architecture (ISA) is implemented on a processor. (Wikipedia.org)






Conferences related to Microarchitecture

Back to Top

2020 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)

The conference program will consist of plenary lectures, symposia, workshops and invitedsessions of the latest significant findings and developments in all the major fields of biomedical engineering.Submitted papers will be peer reviewed. Accepted high quality papers will be presented in oral and postersessions, will appear in the Conference Proceedings and will be indexed in PubMed/MEDLINE


2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)

Computer Architecture


2020 IEEE 17th International Symposium on Biomedical Imaging (ISBI 2020)

The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2020 will be the 17th meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2020 meeting will continue this tradition of fostering cross-fertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2019 IEEE 16th International Symposium on Biomedical Imaging (ISBI)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging.ISBI 2019 will be the 16th meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2019 meeting will continue this tradition of fostering cross fertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2018 IEEE 15th International Symposium on Biomedical Imaging (ISBI 2018)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2018 will be the 15th meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2018 meeting will continue this tradition of fostering crossfertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2017 IEEE 14th International Symposium on Biomedical Imaging (ISBI 2017)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2017 will be the 14th meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2017 meeting will continue this tradition of fostering crossfertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2016 IEEE 13th International Symposium on Biomedical Imaging (ISBI 2016)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forumfor the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2016 willbe the thirteenth meeting in this series. The previous meetings have played a leading role in facilitatinginteraction between researchers in medical and biological imaging. The 2016 meeting will continue thistradition of fostering crossfertilization among different imaging communities and contributing to an integrativeapproach to biomedical imaging across all scales of observation.

  • 2015 IEEE 12th International Symposium on Biomedical Imaging (ISBI 2015)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2015 will be the 12th meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2014 meeting will continue this tradition of fostering crossfertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2014 IEEE 11th International Symposium on Biomedical Imaging (ISBI 2014)

    The IEEE International Symposium on Biomedical Imaging (ISBI) is the premier forum for the presentation of technological advances in theoretical and applied biomedical imaging. ISBI 2014 will be the eleventh meeting in this series. The previous meetings have played a leading role in facilitating interaction between researchers in medical and biological imaging. The 2014 meeting will continue this tradition of fostering crossfertilization among different imaging communities and contributing to an integrative approach to biomedical imaging across all scales of observation.

  • 2013 IEEE 10th International Symposium on Biomedical Imaging (ISBI 2013)

    To serve the biological, biomedical, bioengineering, bioimaging and other technical communities through a quality program of presentations and papers on the foundation, application, development, and use of biomedical imaging.

  • 2012 IEEE 9th International Symposium on Biomedical Imaging (ISBI 2012)

    To serve the biological, biomedical, bioengineering, bioimaging, and other technical communities through a quality program of presentations and papers on the foundation, application, development, and use of biomedical imaging.

  • 2011 IEEE 8th International Symposium on Biomedical Imaging (ISBI 2011)

    To serve the biological, biomedical, bioengineering, bioimaging, and other technical communities through a quality program of presentations and papers on the foundation, application, development, and use of biomedical imaging.

  • 2010 IEEE 7th International Symposium on Biomedical Imaging (ISBI 2010)

    To serve the biological, biomedical, bioengineering, bioimaging, and other technical communities through a quality program of presentations and papers on the foundation, application, development, and use of biomedical imaging.

  • 2009 IEEE 6th International Symposium on Biomedical Imaging (ISBI 2009)

    Algorithmic, mathematical and computational aspects of biomedical imaging, from nano- to macroscale. Topics of interest include image formation and reconstruction, computational and statistical image processing and analysis, dynamic imaging, visualization, image quality assessment, and physical, biological and statistical modeling. Molecular, cellular, anatomical and functional imaging modalities and applications.

  • 2008 IEEE 5th International Symposium on Biomedical Imaging (ISBI 2008)

    Algorithmic, mathematical and computational aspects of biomedical imaging, from nano- to macroscale. Topics of interest include image formation and reconstruction, computational and statistical image processing and analysis, dynamic imaging, visualization, image quality assessment, and physical, biological and statistical modeling. Molecular, cellular, anatomical and functional imaging modalities and applications.

  • 2007 IEEE 4th International Symposium on Biomedical Imaging: Macro to Nano (ISBI 2007)

  • 2006 IEEE 3rd International Symposium on Biomedical Imaging: Macro to Nano (ISBI 2006)

  • 2004 2nd IEEE International Symposium on Biomedical Imaging: Macro to Nano (ISBI 2004)

  • 2002 1st IEEE International Symposium on Biomedical Imaging: Macro to Nano (ISBI 2002)


2020 IEEE International Conference on Image Processing (ICIP)

The International Conference on Image Processing (ICIP), sponsored by the IEEE SignalProcessing Society, is the premier forum for the presentation of technological advances andresearch results in the fields of theoretical, experimental, and applied image and videoprocessing. ICIP 2020, the 27th in the series that has been held annually since 1994, bringstogether leading engineers and scientists in image and video processing from around the world.


More Conferences

Periodicals related to Microarchitecture

Back to Top

Applied Superconductivity, IEEE Transactions on

Contains articles on the applications and other relevant technology. Electronic applications include analog and digital circuits employing thin films and active devices such as Josephson junctions. Power applications include magnet design as well asmotors, generators, and power transmission


Biomedical Engineering, IEEE Transactions on

Broad coverage of concepts and methods of the physical and engineering sciences applied in biology and medicine, ranging from formalized mathematical theory through experimental science and technological development to practical clinical applications.


Computer Architecture Letters

Rigorously peer-reviewed forum for publishing early, high-impact results in the areas of uni- and multiprocessors computer systems, computer architecture workload characterization, performance evaluation and simulation techniques, and power-aware computing


Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities. Practical applications of aids resulting in producible analog, digital, optical, or microwave integrated circuits are emphasized.


Computers, IEEE Transactions on

Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...


More Periodicals

Most published Xplore authors for Microarchitecture

Back to Top

Xplore Articles related to Microarchitecture

Back to Top

A 1.0 GHz single-issue 64 b powerPC integer processor

1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), 1998

This 64 b single-issue integer processor, comprised of about one million transistors, is fabricated in a 0.15 /spl mu/m effective channel length, six- metal-layer CMOS technology. Intended as a vehicle to explore circuit, clocking, microarchitecture, and methodology options for high-frequency processors, the processor prototype implements 60 fixed-point compare, logical, arithmetic, and rotate-merge-mask instructions of the PowerPC instruction-set architecture with single-cycle ...


A 0.18 /spl mu/m implementation of a floating-point unit for a processing-in-memory system

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), 2004

The Data-Intensive Architecture (DIVA) system incorporates Processing-In- Memory (PIM) chips as smart-memory coprocessors to a microprocessor. This architecture exploits inherent memory bandwidth both on chip and across the system to target several classes of bandwidth-limited applications. A key capability of this architecture is the support of parallel single-precision floating-point operations. Each PIM chip includes eight single-precision FPUs, each of which ...


Building an FoC Using Large, Buffered Crossbar Cores

IEEE Design & Test of Computers, 2008

The latest improvements in CMOS technologies have eliminated buffered crossbar memory requirements. Combined with a novel microarchitecture approach, these new technologies allow for implementation of a combined input-crosspoint queuing (CICQ), single-chip 32 times 32 switch as the core for a future fabric on a chip (FoC). This switch operates directly on variable-size packets, reducing overall data path complexity and increasing ...


Micro-CT characterization of fusing extruded PCL scaffolds

2003 IEEE 29th Annual Proceedings of Bioengineering Conference, 2003

Micro-CT enables 3D characterization of the salient features of polymer scaffolds for tissue engineering applications. This paper presents our study on using micro-CT to evaluate the structural formability and the morphologies of PCL scaffolds fabricated by a Precision Extruding Deposition process. Results of as-fabricated scaffolds, with different processing parameters and micro-architectures were examined through micro-CT at 19.1 micron resolution. 2D ...


ARM MPCore; The streamlined and scalable ARM11 processor core

2007 Asia and South Pacific Design Automation Conference, 2007

The required processing performance of embedded processor core is getting higher and higher without increasing power consumption dramatically. In same time, large SoC design has more risk of re-spin and long design time due to the complexity and difficulty of verification. ARM offers multi core solution to overcome such a situation over various applications.


More Xplore Articles

Educational Resources on Microarchitecture

Back to Top

IEEE-USA E-Books

  • A 1.0 GHz single-issue 64 b powerPC integer processor

    This 64 b single-issue integer processor, comprised of about one million transistors, is fabricated in a 0.15 /spl mu/m effective channel length, six- metal-layer CMOS technology. Intended as a vehicle to explore circuit, clocking, microarchitecture, and methodology options for high-frequency processors, the processor prototype implements 60 fixed-point compare, logical, arithmetic, and rotate-merge-mask instructions of the PowerPC instruction-set architecture with single-cycle latency. The processor executes programs written in this instruction subset from cache with a 1 ns cycle. In addition, the prototype implements 36 PowerPC load/store instructions that execute as single-cycle operations (zero wait cycles) with 1.15 ns latency. Full data forwarding and full at speed scan testing are supported.

  • A 0.18 /spl mu/m implementation of a floating-point unit for a processing-in-memory system

    The Data-Intensive Architecture (DIVA) system incorporates Processing-In- Memory (PIM) chips as smart-memory coprocessors to a microprocessor. This architecture exploits inherent memory bandwidth both on chip and across the system to target several classes of bandwidth-limited applications. A key capability of this architecture is the support of parallel single-precision floating-point operations. Each PIM chip includes eight single-precision FPUs, each of which supports eight basic instructions and IEEE-754 compliant rounding and exceptions. Through block sharing and a hardware-efficient division algorithm, the resulting FPU is well-balanced between area and performance. This paper focuses on the novel divide algorithm implemented and documents the fabrication and testing of a prototype FPU based on standard cell methodology in TSMC 0.18 /spl mu/m CMOS technology.

  • Building an FoC Using Large, Buffered Crossbar Cores

    The latest improvements in CMOS technologies have eliminated buffered crossbar memory requirements. Combined with a novel microarchitecture approach, these new technologies allow for implementation of a combined input-crosspoint queuing (CICQ), single-chip 32 times 32 switch as the core for a future fabric on a chip (FoC). This switch operates directly on variable-size packets, reducing overall data path complexity and increasing effective bandwidth.

  • Micro-CT characterization of fusing extruded PCL scaffolds

    Micro-CT enables 3D characterization of the salient features of polymer scaffolds for tissue engineering applications. This paper presents our study on using micro-CT to evaluate the structural formability and the morphologies of PCL scaffolds fabricated by a Precision Extruding Deposition process. Results of as-fabricated scaffolds, with different processing parameters and micro-architectures were examined through micro-CT at 19.1 micron resolution. 2D analyses and 3D reconstructions of core regions of the sample scaffolds were performed. These results illustrate that qualitative and quantitative analysis of polymer scaffolds is possible through micro-CT and 3D reconstruction techniques.

  • ARM MPCore; The streamlined and scalable ARM11 processor core

    The required processing performance of embedded processor core is getting higher and higher without increasing power consumption dramatically. In same time, large SoC design has more risk of re-spin and long design time due to the complexity and difficulty of verification. ARM offers multi core solution to overcome such a situation over various applications.

  • CoolSim: Eliminating traditional cache warming with fast, virtualized profiling

    Sampling (e.g., SMARTS and SimPoint) improves simulation performance by an order of magnitude or more through the reduction of large workloads into a small but representative sample. Virtualized fast-forwarding (e.g., FSA) speeds up simulation further by advancing execution at near-native speed between simulation points, making cache warming the critical limiting factor for simulation performance. CoolSim is an efficient simulation framework that eliminates cache warming. It collects sparse memory reuse information (MRI) while advancing between simulation points using virtualized fast-forwarding. During detailed simulation, a statistical cache model uses the previously acquired MRI to estimate the performance of the caches. CoolSim builds upon KVM and gem5 and runs 19x faster than the state-of-the-art sampled simulation. It estimates the CPI of the SPEC CPU2006 benchmarks with 3.62% error on average, across a wide range of cache sizes.

  • Predicting microarchitectural power using Interval Based Hierarchical Support Vector Machine

    Microarchitectural design involves exploring an exponentially large design space in order to determine an optimal configuration for a number of hardware parameters. Determining a particular combination of these parameters which lead to low power consumption can be daunting. New configurations must be tested on software simulators using benchmark programs which typically take a considerable amount of time to run. In this paper we present Interval Based Hierarchical Support Vector Machine (IBH-SVM) for identifying optimal power aware combinations of microarchitectural parameters from this exponentially large design space. The advantage of this formulation is twofold in that it accurately and efficiently finds power aware configurations while considerably decreasing the number of software benchmark simulations needed to select the most appropriate configurations. The reduction in power is not only in terms of the savings on future applications run on these processors, but also on the testing time required during the design phase since suboptimal configurations are ignored early on.

  • TheLSI-11/23 Control Store Microarchitecture

    The LSI-11/23, an LSI version of Digital Equipment's PDP-11/34, is the first microcomputer with the performance and features of a midrange minicomputer. Three forty-pin packages containing five NMOS LSI chips form the basis for a complete CPU on an 5" x 8" board with extensive memory management features and both single and double precision floating point instructions (see Figure 1) . This paper describes one of the features, the control store and control sequencer*, that enabled the LSI-11/23 to obtain two and a half times the performance of the LSI/11, while maintaining a flexible microarchitecture for instruction set extensions.

  • Non-enzymatic glycation weakens trabecular bone and may influence changes in bone quality

    Non-enzymatic glycation (NEG) is associated with bone fragility. Microarchitecture and microdamage are also shown to influence bone's mechanical properties, but it is unknown if NEG affects their alterations. Here, we show that NEG deteriorates bone's mechanical properties and is also correlated with these two bone quality components.

  • SUNNY-RISC: a VLSI RISC micro-architecture

    A VLSI reduced instruction set computer (RISC) microarchitecture called SUNY- RISC is described. The SUNY-RISC processor is a 16-bit microarchitecture. Most of the instructions are register to register. This approach results in fast execution and simple control logic. SUNY-RISC has some similarities with RISC approaches; however, this machine introduces some new features: support for subroutine call and return and instructions broken into several small steps. The technology used is 1 micron CMOS p-well. SUNY-RISC implements 38 instructions. Some instructions require a double word, for instance load register direct and call. The subsystems described are the arithmetic logic unit and shifter, the internal clock, the constant generator, and special purpose registers.<<ETX>>



Standards related to Microarchitecture

Back to Top

No standards are currently tagged "Microarchitecture"