Conferences related to Central Processing Unit

Back to Top

2020 IEEE International Conference on Consumer Electronics (ICCE)

The International Conference on Consumer Electronics (ICCE) is soliciting technical papersfor oral and poster presentation at ICCE 2018. ICCE has a strong conference history coupledwith a tradition of attracting leading authors and delegates from around the world.Papers reporting new developments in all areas of consumer electronics are invited. Topics around the major theme will be the content ofspecial sessions and tutorials.


2020 IEEE International Symposium on Antennas and Propagation and North American Radio Science Meeting

The joint meeting is intended to provide an international forum for the exchange of information on state of the art research in the area of antennas and propagation, electromagnetic engineering and radio science


2020 IEEE Applied Power Electronics Conference and Exposition (APEC)

APEC focuses on the practical and applied aspects of the power electronics business. Not just a power designer’s conference, APEC has something of interest for anyone involved in power electronics including:- Equipment OEMs that use power supplies and converters in their equipment- Designers of power supplies, dc-dc converters, motor drives, uninterruptable power supplies, inverters and any other power electronic circuits, equipments and systems- Manufacturers and suppliers of components and assemblies used in power electronics- Manufacturing, quality and test engineers involved with power electronics equipment- Marketing, sales and anyone involved in the business of power electronic- Compliance engineers testing and qualifying power electronics equipment or equipment that uses power electronics


2020 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)

The conference program will consist of plenary lectures, symposia, workshops and invitedsessions of the latest significant findings and developments in all the major fields of biomedical engineering.Submitted papers will be peer reviewed. Accepted high quality papers will be presented in oral and postersessions, will appear in the Conference Proceedings and will be indexed in PubMed/MEDLINE


IGARSS 2020 - 2020 IEEE International Geoscience and Remote Sensing Symposium

All fields of satellite, airborne and ground remote sensing.



Periodicals related to Central Processing Unit

Back to Top

Advanced Packaging, IEEE Transactions on

The IEEE Transactions on Advanced Packaging has its focus on the modeling, design, and analysis of advanced electronic, photonic, sensors, and MEMS packaging.


Antennas and Propagation, IEEE Transactions on

Experimental and theoretical advances in antennas including design and development, and in the propagation of electromagnetic waves including scattering, diffraction and interaction with continuous media; and applications pertinent to antennas and propagation, such as remote sensing, applied optics, and millimeter and submillimeter wave techniques.


Biomedical Circuits and Systems, IEEE Transactions on

The Transactions on Biomedical Circuits and Systems addresses areas at the crossroads of Circuits and Systems and Life Sciences. The main emphasis is on microelectronic issues in a wide range of applications found in life sciences, physical sciences and engineering. The primary goal of the journal is to bridge the unique scientific and technical activities of the Circuits and Systems ...


Biomedical Engineering, IEEE Transactions on

Broad coverage of concepts and methods of the physical and engineering sciences applied in biology and medicine, ranging from formalized mathematical theory through experimental science and technological development to practical clinical applications.


Circuits and Systems for Video Technology, IEEE Transactions on

Video A/D and D/A, display technology, image analysis and processing, video signal characterization and representation, video compression techniques and signal processing, multidimensional filters and transforms, analog video signal processing, neural networks for video applications, nonlinear video signal processing, video storage and retrieval, computer vision, packet video, high-speed real-time circuits, VLSI architecture and implementation for video technology, multiprocessor systems--hardware and software-- ...



Most published Xplore authors for Central Processing Unit

Back to Top

Xplore Articles related to Central Processing Unit

Back to Top

To GPU synchronize or not GPU synchronize?

Proceedings of 2010 IEEE International Symposium on Circuits and Systems, 2010

The graphics processing unit (GPU) has evolved from being a fixed-function processor with programmable stages into a programmable processor with many fixed-function components that deliver massive parallelism. By modifying the GPU's stream processor to support “general-purpose computation” on the GPU (GPGPU), applications that perform massive vector operations can realize many orders-of-magnitude improvement in performance over a traditional processor, i.e., CPU. ...


ARM® Microcontroller Architectures

Practical Microcontroller Engineering with ARM­ Technology, None

This chapter talks about the architectures and organizations of most popular embedded systems, including the most updated microcontroller ARM® Cortex®-M4, TivaTMTM4C123GH6PM MCU, Tiva for C Series LaunchPadTMTM4C123GXL evaluation board, and EduBASE ARM®. It first discusses the architecture of the ARM® Cortex®-M4 microcontroller unit (MCU). This includes the architecture of the Cortex®-M4 MCU and the architecture of the ARM® Cortex®-M4 core ...


Art and animation

IEEE Computer Graphics and Applications, 1991

The growing use of computer graphics by artists and animators is examined. The factors responsible for this trend are discussed. Advances in animation are described. These include the use of more live action film with image processing techniques to modify the images and improved rendering, animation systems, and geometric modelers. Algorithms for animation are discussed. Interactive art objects are considered, ...


Complex versus reduced instruction set computers

1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1983

Recently, considerable controversy has arisen on the use of Reduced Instruction Set Computers (RISCs), when performing general purpose computing tasks. Beyond being the subject of an architecture debate, the concept of reduced instruction sets may have dramatic implications for VLSI design tradeoffs: design time, design methodology, performance and testing . . Panelists will discuss the merits of RISCs versus the ...


Automotive electronics: Going LSI?

1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1977

None



Educational Resources on Central Processing Unit

Back to Top

IEEE-USA E-Books

  • To GPU synchronize or not GPU synchronize?

    The graphics processing unit (GPU) has evolved from being a fixed-function processor with programmable stages into a programmable processor with many fixed-function components that deliver massive parallelism. By modifying the GPU's stream processor to support “general-purpose computation” on the GPU (GPGPU), applications that perform massive vector operations can realize many orders-of-magnitude improvement in performance over a traditional processor, i.e., CPU. However, the breadth of general-purpose computation that can be efficiently supported on a GPU has largely been limited to highly dataparallel or task-parallel applications due to the lack of explicit support for communication between streaming multiprocessors (SMs) on the GPU. Such communication can occur via the global memory of a GPU, but it then requires a barrier synchronization across the SMs of the GPU in order to complete the communication between SMs. Although our previous work demonstrated that implementing barrier synchronization on the GPU itself can significantly improve performance and deliver correct results in critical bioinformatics applications, guaranteeing the correctness of inter-SM communication is only possible if a memory consistency model is assumed. To address this problem, NVIDIA recently introduced the _threadfence() function in CUDA 2.2, a function that can guarantee the correctness of GPU-based inter-SM communication. However, this function currently introduces so much overhead that when using it in (direct) GPU synchronization, GPU synchronization actually performs worse than indirect synchronization via the CPU, thus raising the question of whether “to GPU synchronize or not GPU synchronize?”

  • ARM® Microcontroller Architectures

    This chapter talks about the architectures and organizations of most popular embedded systems, including the most updated microcontroller ARM® Cortex®-M4, TivaTMTM4C123GH6PM MCU, Tiva for C Series LaunchPadTMTM4C123GXL evaluation board, and EduBASE ARM®. It first discusses the architecture of the ARM® Cortex®-M4 microcontroller unit (MCU). This includes the architecture of the Cortex®-M4 MCU and the architecture of the ARM® Cortex®-M4 core processor (CPU). Then the external memory architecture is discussed with the interfaces between the Cortex®-M4 MCU and memory (flash memory and static RAM (SRAM)) because the Cortex®-M4 is a special MCU and it does not contain any internal memory. Next, the nested vectored interrupt controller (NVIC) architecture is introduced since this unit is integrated into the MCU chip. The chapter also discusses the debug architecture, which plays a key role in the development of the user programs. Finally, it describes the programmer's model, including the operation modes and states.

  • Art and animation

    The growing use of computer graphics by artists and animators is examined. The factors responsible for this trend are discussed. Advances in animation are described. These include the use of more live action film with image processing techniques to modify the images and improved rendering, animation systems, and geometric modelers. Algorithms for animation are discussed. Interactive art objects are considered, and the emergence of computer folk art is predicted.<<ETX>>

  • Complex versus reduced instruction set computers

    Recently, considerable controversy has arisen on the use of Reduced Instruction Set Computers (RISCs), when performing general purpose computing tasks. Beyond being the subject of an architecture debate, the concept of reduced instruction sets may have dramatic implications for VLSI design tradeoffs: design time, design methodology, performance and testing . . Panelists will discuss the merits of RISCs versus the more traditional instruction sets.

  • Automotive electronics: Going LSI?

    None

  • Implementation and Test Results of a Generalized Self-Tuning Excitation Controller

    None

  • A single-chip graphic display controller

    A single-chip graphic display controller, controlling a 256K word &#215; 16b display memory, affording 800ns/dot address calculation and drawing for sophisticated alphanumerics and graphics display on raster-scan color CRTs, will be discussed.

  • Microprocessor support and interface circuits

    In the application of microprocessors, an increasingly important role is being played by peripheral, interface and support circuits. In this light, panelists will assess such major areas as data acquisition, special function processors, mixed analog/digital functions, bus driver/coupler circuits and universal interface adapters.

  • ARM® Microcontroller Interrupts and Exceptions

    This chapter provides general information about exceptions and interrupts occurred and handled in the TivaTMARM® Cortex®-M4 microcontrollers. All exceptions and interrupts are controlled and managed by a nested vectored interrupt controller (NVIC) in the ARM® Cortex®- M4 system. In TM4C123GH6PM microcontroller unit (MCU), all exceptions and interrupts are handled by the different handlers or interrupt service routines (ISR) based on the exception and interrupt sources. The interrupts are widely applied in all events and peripherals in the TM4C123GH6PM MCU system, but one of the most popular peripherals is the general-purpose input output (GPIO). The major interrupt processing modes and functions provided by the TivaWareTMPeripheral Driver Library and the CMSIS Core package, are discussed and analyzed with some examples. Both the TivaWareTMlibrary and the CMSIS Core package provide a set of API functions to map NVIC-related registers to facilitate the interrupt configuration and processing.

  • Performance simulation with circuit level models

    This paper will present a technique for simulation of large circuit configurations using circuit level modeling which converts integro- differential equations to simple algebraics. A configuration of 1300 interconnected FET logic circuits has been analyzed using this approach.