5,598 resources related to Circuit Optimization
- Topics related to Circuit Optimization
- IEEE Organizations related to Circuit Optimization
- Conferences related to Circuit Optimization
- Periodicals related to Circuit Optimization
- Most published Xplore authors for Circuit Optimization
2020 IEEE International Symposium on Antennas and Propagation and North American Radio Science Meeting
The joint meeting is intended to provide an international forum for the exchange of information on state of the art research in the area of antennas and propagation, electromagnetic engineering and radio science
The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.
APEC focuses on the practical and applied aspects of the power electronics business. Not just a power designer’s conference, APEC has something of interest for anyone involved in power electronics including:- Equipment OEMs that use power supplies and converters in their equipment- Designers of power supplies, dc-dc converters, motor drives, uninterruptable power supplies, inverters and any other power electronic circuits, equipments and systems- Manufacturers and suppliers of components and assemblies used in power electronics- Manufacturing, quality and test engineers involved with power electronics equipment- Marketing, sales and anyone involved in the business of power electronic- Compliance engineers testing and qualifying power electronics equipment or equipment that uses power electronics
The IEEE Global Engineering Education Conference (EDUCON) 2020 is the eleventh in a series of conferences that rotate among central locations in IEEE Region 8 (Europe, Middle East and North Africa). EDUCON is one of the flagship conferences of the IEEE Education Society. It seeks to foster the area of Engineering Education under the leadership of the IEEE Education Society.
The 2020 IEEE International Conference on Systems, Man, and Cybernetics (SMC 2020) will be held in Metro Toronto Convention Centre (MTCC), Toronto, Ontario, Canada. SMC 2020 is the flagship conference of the IEEE Systems, Man, and Cybernetics Society. It provides an international forum for researchers and practitioners to report most recent innovations and developments, summarize state-of-the-art, and exchange ideas and advances in all aspects of systems science and engineering, human machine systems, and cybernetics. Advances in these fields have increasing importance in the creation of intelligent environments involving technologies interacting with humans to provide an enriching experience and thereby improve quality of life. Papers related to the conference theme are solicited, including theories, methodologies, and emerging applications. Contributions to theory and practice, including but not limited to the following technical areas, are invited.
The IEEE Transactions on Advanced Packaging has its focus on the modeling, design, and analysis of advanced electronic, photonic, sensors, and MEMS packaging.
Experimental and theoretical advances in antennas including design and development, and in the propagation of electromagnetic waves including scattering, diffraction and interaction with continuous media; and applications pertinent to antennas and propagation, such as remote sensing, applied optics, and millimeter and submillimeter wave techniques.
The theory, design and application of Control Systems. It shall encompass components, and the integration of these components, as are necessary for the construction of such systems. The word `systems' as used herein shall be interpreted to include physical, biological, organizational and other entities and combinations thereof, which can be represented through a mathematical symbolism. The Field of Interest: shall ...
The Transactions on Biomedical Circuits and Systems addresses areas at the crossroads of Circuits and Systems and Life Sciences. The main emphasis is on microelectronic issues in a wide range of applications found in life sciences, physical sciences and engineering. The primary goal of the journal is to bridge the unique scientific and technical activities of the Circuits and Systems ...
Video A/D and D/A, display technology, image analysis and processing, video signal characterization and representation, video compression techniques and signal processing, multidimensional filters and transforms, analog video signal processing, neural networks for video applications, nonlinear video signal processing, video storage and retrieval, computer vision, packet video, high-speed real-time circuits, VLSI architecture and implementation for video technology, multiprocessor systems--hardware and software-- ...
2013 12th International Conference on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM), 2013
The circuit optimization process is formulated as a dynamic controllable system. A special control vector is defined to redistribute the compute expense between a network analysis and a parametric optimization. This redistribution permits the minimization a computer time. The problem of a minimal-time circuit optimization can be formulated in this case as a classical problem of the optimal control for ...
2016 IEEE Radar Conference (RadarConf), 2016
The ability of radar and communication applications to share the radio spectrum will require the use of innovative agile circuit techniques for radar and communications. Reconfigurable circuits can provide real-time adjustment of operating frequency and spectral output, while maintaining system performance and maximizing power efficiency. This paper discusses recent developments in circuit optimization techniques for power efficiency and spectral performance. ...
Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), 1999
Increased focus on high performance circuit design and shorter development cycle time for ASIC libraries, are driving the need for automatic circuit optimizers in the ASIC library development environment. High performance input/output circuits are the key differentiator cells in the ASIC library market. Automating the design process of these circuits using an optimizer, not only ensures high performance cells but ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
Automating the transistor and wire-sizing process is an important step toward being able to rapidly design high-performance, custom circuits. This paper presents a circuit optimization tool that automates the tuning task by means of state-of-the-art nonlinear optimization. It makes use of a fast circuit simulator and a general-purpose nonlinear optimization package. It includes minimax and power optimization, simultaneous transistor and ...
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
Noise can cause digital circuits to switch incorrectly, producing spurious results. It can also have adverse power, timing and reliability effects. Dynamic logic is particularly susceptible to charge-sharing and coupling noise. Thus, the design and optimization of a circuit should take noise considerations into account. Such considerations are typically stated as semi- infinite constraints in the time-domain. Semi-infinite problems are ...
Asynchronous Design for New Device Development - Laurent Fesquet at INC 2019
Micro-Apps 2013: Optimizing Chip, Module, Board Transitions Using Integrated EM and Circuit Design Simulation Software
Robot Motion Optimization
High Frequency Magnetic Circuit Design for Power Electronics
CIRCUIT DESIGN USING FINFETS
IMS 2012 Microapps - Fully Integrating 3D Electromagnetic (EM) Simulation into Circuit Simulation
Optimization for Robust Motion Planning and Control
IMS 2012 Microapps - Improve Microwave Circuit Design Flow Through Passive Model Yield and Sensitivity Analysis
The 6-Minute Memristor
IMS 2012 Microapps - Integrated Electrothermal Solution Delivers Thermally Aware Circuit Simulation Rick Poore, Agilent EEsof
Sources of Innovation
Multi-Level Optimization for Large Fan-In Optical Logic Circuits - Takumi Egawa - ICRC 2018
Stephen P. Boyd accepts the IEEE James H. Mulligan, Jr. Education Medal - Honors Ceremony 2017
Advances on Many-objective Evolutionary Optimization - IEEE WCCI 2012
IMS 2012 Microapps - Reducing Active Device Temperature Rise and RF Heating Effects with High Thermal Conductivity Low Loss Circuit Laminates
ISSCC 2012 - Formal Opening
Micro-Apps 2013: Determining Circuit Material Dielectric Constant from Phase Measurements
R. Jacob Baker: CMOS & DRAM Circuit Design
26th Annual MTT-AP Symposium and Mini Show - Dr. Ajay Poddar
The circuit optimization process is formulated as a dynamic controllable system. A special control vector is defined to redistribute the compute expense between a network analysis and a parametric optimization. This redistribution permits the minimization a computer time. The problem of a minimal-time circuit optimization can be formulated in this case as a classical problem of the optimal control for some functional minimization. The conception of the Lyapunov function of dynamic controllable system is used to analyze the principal characteristics of the process of designing. The analysis of the Lyapunov function and its time derivative gives us a possibility to predict the optimal structure of the control vector and to construct the quasi optimal algorithm of circuit designing.
The ability of radar and communication applications to share the radio spectrum will require the use of innovative agile circuit techniques for radar and communications. Reconfigurable circuits can provide real-time adjustment of operating frequency and spectral output, while maintaining system performance and maximizing power efficiency. This paper discusses recent developments in circuit optimization techniques for power efficiency and spectral performance. Optimization of a single parameter (load reflection coefficient) for multiple criteria is first addressed, followed by multiple- parameter, multiple-criteria optimizations. The use of the recently innovated Smith Tube to optimize additional parameters, such as input power and bias voltage, simultaneously with the load impedance is discussed. Optimization examples and a forward look to fast, emerging multidimensional circuit optimization techniques are provided.
Increased focus on high performance circuit design and shorter development cycle time for ASIC libraries, are driving the need for automatic circuit optimizers in the ASIC library development environment. High performance input/output circuits are the key differentiator cells in the ASIC library market. Automating the design process of these circuits using an optimizer, not only ensures high performance cells but also provides faster design cycle. COST has been used to optimize cells in the development of many ASIC libraries. In this paper we have described the essential components of the COST optimization system and presented a method for optimizing I/O circuits. We have compared the performance of the two cost function heuristics implemented in our optimization system on ASIC input/output circuits.
Automating the transistor and wire-sizing process is an important step toward being able to rapidly design high-performance, custom circuits. This paper presents a circuit optimization tool that automates the tuning task by means of state-of-the-art nonlinear optimization. It makes use of a fast circuit simulator and a general-purpose nonlinear optimization package. It includes minimax and power optimization, simultaneous transistor and wire tuning, general choices of objective functions and constraints, and recovery from nonworking circuits. In addition, the tool makes use of designer-friendly interfaces that automate the specification of the optimization task, the running of the optimizer, and the back-annotation of the results of optimization onto the circuit schematic. Particularly for large circuits, gradient computation is usually the bottleneck in the optimization procedure. In addition to traditional adjoint and direct methods, we use a technique called the adjoint Lagrangian method, which computes all the gradients necessary for one iteration of optimization in a single adjoint analysis. This paper describes the algorithms and the environment in which they are used and presents extensive circuit optimization results. A circuit with 6900 transistors, 4128 tunable transistors, and 60 independent parameters was optimized in about 108 min of CPU time on an IBM RISC/System 6000, model 590.
Noise can cause digital circuits to switch incorrectly, producing spurious results. It can also have adverse power, timing and reliability effects. Dynamic logic is particularly susceptible to charge-sharing and coupling noise. Thus, the design and optimization of a circuit should take noise considerations into account. Such considerations are typically stated as semi- infinite constraints in the time-domain. Semi-infinite problems are generally harder to solve than standard nonlinear optimization problems. Moreover, the number of noise constraints can potentially be very large. This paper describes a novel and practical method for incorporating realistic noise considerations during automatic circuit optimization by representing semi- infinite constraints as ordinary equality constraints involving time integrals. Using an augmented Lagrangian optimization merit function, the adjoint method is applied to compute all the gradients required for optimization in a single adjoint analysis, no matter how many noise measurements are considered and irrespective of the dimensionality of the problem. Thus, for the first time, a method is described to practically accommodate a large number of noise considerations during circuit optimization. The technique has been applied to optimization using time-domain simulation, but could be applied in the future to optimization on a static- timing basis. Numerical results are presented.
Successful deep-submicron designs require significant computation resources for thorough signal and design integrity analysis. Rising quality expectations and shortening time-to-market requirements present additional challenges for design closure. Conventional analog circuit optimizers are efficient in circuit analysis and optimization. Due to recent promising results, designers are beginning to adopt automated physical synthesis in their condensed development cycles in order to improve their prototyping efficiency. For high- performance circuit optimization, idealized performance as well as parasitic data should also be considered. This paper presents an effective framework to incorporate parasitic effects into a sensitivity-based circuit optimization tool. To relieve the physical synthesis bottleneck, estimations of parasitic values based on past extraction results are made during incremental design changes. Sensitivities of the performance impact can then be computed efficiently. As a result physical performance can be optimized using available optimizer and synthesis tools without the need of a priori expert rules, knowledge or cell libraries.
The problem of optimization of analog circuit for a minimal computer time has been formulated as the functional minimization problem of the control theory. The process of circuit optimization is formulated as the controllable dynamic system. The conception of the Lyapunov function was proposed to analyze the behavior of the process of circuit optimization. The special function that is a combination of the Lyapunov function and its time derivative was proposed to predict the design time of any strategy. This approach gives us the possibility to select the best strategy from the complete structural basis analyzing the initial part of the total optimization process only.
In this paper, we propose an optimal combination of transistor types in the conventional sensing circuit. A sensing margin, which determines the read yield of STT-RAM, is sensitive to the V<sub>th</sub> type of several transistors in the sensing circuit. Thus, the optimization of the sensing circuit using different types of transistors is important for designing the sensing circuit in STT-RAM. Using industry compatible 45-nm model parameters, Monte Carlo HSPICE simulation results show that the conventional sensing circuit optimized using different types of transistors achieves read access pass yield enhancement of 10% when compared to the conventional sensing circuit using typical transistors.
Contemporary microwave circuit design is based on EM simulations and complex simulation models. Simulation model design is a must for growing number of devices and systems for which theoretical (e.g., analytical) models are either not available or not sufficiently accurate to yield the design satisfying given performance requirements. As prototype manufacture is very costly, the use of computer simulations has become commonplace as a feasible alternative for manufactures and also for education. Accurate numerical evaluations are computationally expensive; particularly for complex microwave/microstrip structures and computationally efficient EM-driven design optimization can be realized using physically based behavioral models.
In this paper, we focus on solving parametric optimization problems. Such kind of problems is very commonly seen in reality. We propose an efficient method to train a model that connects the solution to the parameters and thus solve all the problems with the same structure and different parameters at the same time. During the training process, instead of solving a series of optimization problems with randomly sampled w independently, we adopt reinforcement learning to accelerate the training process. Two networks are trained alternately. The first network is a value network, and it is trained to fit the target loss function. The second network is a policy network, whose output is connected to the input of the value network and it is trained to minimize the output of the value network. Experiments demonstrate the effectiveness of the proposed method.
No standards are currently tagged "Circuit Optimization"