Conferences related to Memory Management

Back to Top

2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 59th IEEE Conference on Decision and Control (CDC)

The CDC is the premier conference dedicated to the advancement of the theory and practice of systems and control. The CDC annually brings together an international community of researchers and practitioners in the field of automatic control to discuss new research results, perspectives on future developments, and innovative applications relevant to decision making, automatic control, and related areas.


2020 IEEE 70th Electronic Components and Technology Conference (ECTC)

ECTC is the premier international conference sponsored by the IEEE Components, Packaging and Manufacturing Society. ECTC paper comprise a wide spectrum of topics, including 3D packaging, electronic components, materials, assembly, interconnections, device and system packaging, optoelectronics, reliability, and simulation.


2020 IEEE International Conference on Image Processing (ICIP)

The International Conference on Image Processing (ICIP), sponsored by the IEEE SignalProcessing Society, is the premier forum for the presentation of technological advances andresearch results in the fields of theoretical, experimental, and applied image and videoprocessing. ICIP 2020, the 27th in the series that has been held annually since 1994, bringstogether leading engineers and scientists in image and video processing from around the world.


2020 IEEE International Solid- State Circuits Conference - (ISSCC)

ISSCC is the foremost global forum for solid-state circuits and systems-on-a-chip. The Conference offers 5 days of technical papers and educational events related to integrated circuits, including analog, digital, data converters, memory, RF, communications, imagers, medical and MEMS ICs.


More Conferences

Periodicals related to Memory Management

Back to Top

Antennas and Propagation, IEEE Transactions on

Experimental and theoretical advances in antennas including design and development, and in the propagation of electromagnetic waves including scattering, diffraction and interaction with continuous media; and applications pertinent to antennas and propagation, such as remote sensing, applied optics, and millimeter and submillimeter wave techniques.


Applied Superconductivity, IEEE Transactions on

Contains articles on the applications and other relevant technology. Electronic applications include analog and digital circuits employing thin films and active devices such as Josephson junctions. Power applications include magnet design as well asmotors, generators, and power transmission


Automatic Control, IEEE Transactions on

The theory, design and application of Control Systems. It shall encompass components, and the integration of these components, as are necessary for the construction of such systems. The word `systems' as used herein shall be interpreted to include physical, biological, organizational and other entities and combinations thereof, which can be represented through a mathematical symbolism. The Field of Interest: shall ...


Automation Science and Engineering, IEEE Transactions on

The IEEE Transactions on Automation Sciences and Engineering (T-ASE) publishes fundamental papers on Automation, emphasizing scientific results that advance efficiency, quality, productivity, and reliability. T-ASE encourages interdisciplinary approaches from computer science, control systems, electrical engineering, mathematics, mechanical engineering, operations research, and other fields. We welcome results relevant to industries such as agriculture, biotechnology, healthcare, home automation, maintenance, manufacturing, pharmaceuticals, retail, ...


Circuits and Systems II: Express Briefs, IEEE Transactions on

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.


More Periodicals

Most published Xplore authors for Memory Management

Back to Top

Xplore Articles related to Memory Management

Back to Top

An Emulation Model of IA-32 Memory Management

2011 International Conference on Intelligence Science and Information Engineering, 2011

System emulation provides a new solution for software migrating on heterogeneous platform. As one of the important components of system emulation, memory emulation directly affects the performance of system. This paper presents a universal emulation model of IA-32 memory management with Software MMU, virtual TLB and virtual MMIO. And an IA-32 memory management emulator prototype is implemented successfully on the ...


True random and adjustable memory management evaluation framework with Markov chain

2017 International Electronics Symposium on Knowledge Creation and Intelligent Computing (IES-KCIC), 2017

Memory management evaluation test is one of the ways to understand the characteristic and performance of dynamic memory allocation algorithm. DMA is one of the RTOS parts that provide storage management when the applications are running. Nowadays there is a lot of memory management algorithm, and each algorithm has its own characteristics like the deterministic or nondeterministic algorithm. We develop ...


Prioritized Stochastic Memory Management for Enhanced Reinforcement Learning

2018 IEEE International Conference on Consumer Electronics - Asia (ICCE-Asia), 2018

Replay memory is crucial for deep reinforcement learning since it gives stable convergence of learning. Despite this strength of replay memory, less attention has been paid to good memory management and the memory has been managed naively; the oldest one is removed as the newest one comes in. However, the oldest datum is not always the least important one, therefore ...


Memory management research based on real-time database

2009 International Conference on Test and Measurement, 2009

Efficient dynamic memory management objectives include the following two points: the ability to quickly find and allocate free memory to ensure real- time; the need to reduce memory fragmentation, full use of the limited physical memory resources. Memory allocation means to determine the efficiency of memory management, which is the efficient use of limited memory key. Based on this, the ...


Intra-Node Cooperative Memory Management System for Virtualized Environments

2018 Ivannikov Memorial Workshop (IVMEM), 2018

Virtualization allows to run several Virtual Machines (VMs) in parallel and isolated on a single physical host. In most virtualized environments, memory is statically allocated to VMs which means it is given to the VM at creation time and for the VM's lifetime. Such a memory management policy has one main drawback: some VMs may be lacking memory while others ...


More Xplore Articles

Educational Resources on Memory Management

Back to Top

IEEE.tv Videos

High-Bandwidth Memory Interface Design
The Memory of Cars Talk by Tom Coughlin
From Edge To Core: Memory-Driven Hardware and Software Co-Design - IEEE Rebooting Computing Industry Summit 2017
IMS 2011 Microapps - Memory Effects in RF Circuits: Definition, Manifestations and Fast, Accurate Simulation
Ted Berger: Far Futures Panel - Technologies for Increasing Human Memory - TTM 2018
Towards Logic-in-Memory circuits using 3D-integrated Nanomagnetic Logic - Fabrizio Riente: 2016 International Conference on Rebooting Computing
Improved Deep Neural Network Hardware Accelerators Based on Non-Volatile-Memory: the Local Gains Technique: IEEE Rebooting Computing 2017
Impact of Linearity and Write Noise of Analog Resistive Memory: IEEE Rebooting Computing 2017
IEEE Risk Management and Professional Liability Program
Non-Volatile Memory Array Based Quantization - Wen Ma - ICRC San Mateo, 2019
Array storing and retrieval
Patrizio Vinciarelli, Newell Award: APEC 2019
Michael Condry: Technology and Engineering Management Society - Studio Tech Talks: Sections Congress 2017
Robotics History: Narratives and Networks Oral Histories: Barbara Hayes Roth
Memory Centric Artificial Intelligence - Damien Querlioz at INC 2019
RNSnet: In-Memory Neural Network Acceleration Using Residue Number System - Sahand Salamat - ICRC 2018
APEC Exhibitor Showcase - Texas Instruments Power Management
IRDS: Lithography - Mark Neisser at INC 2019
HKN: The Next Big Thing Panel
Future of Computing: Memory/Storage - Steve Pawlowski - ICRC San Mateo, 2019

IEEE-USA E-Books

  • An Emulation Model of IA-32 Memory Management

    System emulation provides a new solution for software migrating on heterogeneous platform. As one of the important components of system emulation, memory emulation directly affects the performance of system. This paper presents a universal emulation model of IA-32 memory management with Software MMU, virtual TLB and virtual MMIO. And an IA-32 memory management emulator prototype is implemented successfully on the Alpha platform which achieves about 10% of the host machine's performance presently. Compared to Bochs, the performance of our emulator has increased by about 17 percent.

  • True random and adjustable memory management evaluation framework with Markov chain

    Memory management evaluation test is one of the ways to understand the characteristic and performance of dynamic memory allocation algorithm. DMA is one of the RTOS parts that provide storage management when the applications are running. Nowadays there is a lot of memory management algorithm, and each algorithm has its own characteristics like the deterministic or nondeterministic algorithm. We develop a testing framework using Markov chain in order to test the allocation algorithm performance to fit the allocation behavior in RTOS. The framework generates various type of scenario test which can determine deterministic and nondeterministic of the algorithm based on the performance result. The result shows the impact of allocation size and allocation variation affect the allocation performance respond that generated by this framework.

  • Prioritized Stochastic Memory Management for Enhanced Reinforcement Learning

    Replay memory is crucial for deep reinforcement learning since it gives stable convergence of learning. Despite this strength of replay memory, less attention has been paid to good memory management and the memory has been managed naively; the oldest one is removed as the newest one comes in. However, the oldest datum is not always the least important one, therefore there are many of possibilities of improvement by better memory management. In this paper, we propose Prioritized Stochastic Memory Management (PSMM) as a better memory management algorithm for enhanced learning performance; PSMM evaluates the importance of data in replay memory and manages the memory based on this importance. We apply PSMM to advantage actor-critic and show that better performance is achieved with PSMM in comparison to naïve memory management.

  • Memory management research based on real-time database

    Efficient dynamic memory management objectives include the following two points: the ability to quickly find and allocate free memory to ensure real- time; the need to reduce memory fragmentation, full use of the limited physical memory resources. Memory allocation means to determine the efficiency of memory management, which is the efficient use of limited memory key. Based on this, the paper RTDBS memory management conducted a study to improve the memory utilization of fully reflect real-time.

  • Intra-Node Cooperative Memory Management System for Virtualized Environments

    Virtualization allows to run several Virtual Machines (VMs) in parallel and isolated on a single physical host. In most virtualized environments, memory is statically allocated to VMs which means it is given to the VM at creation time and for the VM's lifetime. Such a memory management policy has one main drawback: some VMs may be lacking memory while others have unused memory. Relying on a VM working-set estimation facility that we previously implemented, we designed a memory management policy which allows reclaiming unused memory from unsaturated VMs and to lend it to saturated VMs. This paper presents the implementation of this memory management service is the Xen virtualization environment and evaluates its accuracy with several benchmarking applications.

  • Process-level virtual machine embedded chain mode memory management method

    This article puts forward an embedded chain mode memory management method and an associated memory data structure based on a process-level virtual machine platform. Compared to conventional dynamic memory management methods, the method disclosed in this article has advantages, for example, it is unnecessary to create chained lists for memory allocation to manage allocated memory blocks or occupy additional system memory units to store the information of the chained list of free blocks. It can effectively solve the problem of compromised system efficiency as a result of searching in the chained list of allocated blocks in the memory reclamation process, and can merge free blocks very conveniently to reduce memory fragments at the same time. Both theoretical analysis result and experimental result demonstrate that this method can effectively improve the dynamic memory management efficiency, and that benefit becomes more apparent as the memory allocation and release becomes more frequently.

  • An Approach of Windows Memory Management Simulation on Linux

    So far open source software has been developed for several decades. Linux has gradually become one of the major operating systems. The issue that Windows application migration can be migrate to Linux is raised. However, there is great difference in the implementation mechanism between Windows and Linux. In this research, we try to build an middle layer which between application and operating system to shield the differences between the underlying operating system for the upper layer application. The middle layer provide unified fixed interface by packaging different operating system calls, so as to make the same source code can be directly translated on different operating systems with no change. It can achieve the migration of the application in source code level. In this paper, we introduce the Simulation Windows memory management mechanism. We build a Windows-like virtual memory management mechanism which simulates Windows virtual memory management on Linux. And also implement Windows heap management mechanism on Linux. And finally, two experiments are given to test and verify our approach.

  • M-M/S-CD Memory Management: Conceptual and System Models

    M-M/S-CD (Master-Move/Slave-Clone:Destroy) is a conceptual memory management model that follows the minimality principle and it is specially designed for true microkernels. M-M/S-CD provides a minimal abstractions for management of both physical and virtual memory of computer system and creates a fundamental and well-isolated memory management layer over the Instruction Set Architecture (ISA) Abstraction Layer. Full set of user space memory management servers can be built on the basis of this memory management layer. Furthermore, the rest of the microkernel subsystems can be designed and implemented using M-M/S-CD as a foundation. Thus M-M/S-CD covers the kernel memory management alongside with user space memory management. In this paper, we discuss the conceptual model of M-M/S-CD and its system model, which highlights implementation details and its linkage with other kernel subsystems. We present the most important features of M-M/S-CD design, such as facilities provided for physical and virtual memory management, isolateness of the physical memory system, in-place memory accounting and more. We also discuss the various design decisions that influenced the implementation of these features on the IA-32 platform. We conclude by describing the current implementation status and plans in regard of M-M/S-CD.

  • Research and implementation of embedded dynamic memory management mechanism of HeapManager

    The problems of dynamic memory management in small embedded operating system such as μC/OS and FREERTOS are analyzed in this paper. A micro embedded dynamic memory management mechanism of HeapManager is proposed, and it has a dynamic memory leak detection function. The mechanism is efficient, easy to be used, and is suitable for multi-platform. It is actually used in embedded products, in which the small operating system or no embedded operating system is used. It could achieve effective management of dynamic memory without using complex operating system.

  • The study and improvement of memory management based on SOS

    The memory management of the embedded operating system has its unique traits. And so SOS operating system should have its own suitable methods for the memory management because of its small memory and resource constraint. This paper analyses the memory management of SOS operating system, and proposes a new data structure with the combination of memory management methods about mu C / OSII, then deeply probes into the memory allocation and recovery mechanisms, which provides an effective solution for memory management of SOS operating system.



Standards related to Memory Management

Back to Top

IEEE Standard for Information Technology - POSIX Ada Language Interfaces - Part 1: Binding for System Application Program Interface (API)

This document is part of the POSIX series of standards for applications and user interfaces to open systems. It defines the Ada language bindings as package specifications and accompanying textual descriptions of the applications program interface (API). This standard supports application portability at the source code level through the binding between ISO 8652:1995 (Ada) and ISO/IEC 9945-1:1990 (IEEE Std 1003.1-1990 ...