Conferences related to System Verification And Validation

Back to Top

2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 IEEE International Conference on Robotics and Automation (ICRA)

The International Conference on Robotics and Automation (ICRA) is the IEEE Robotics and Automation Society’s biggest conference and one of the leading international forums for robotics researchers to present their work.


2020 IEEE International Conference on Systems, Man, and Cybernetics (SMC)

The 2020 IEEE International Conference on Systems, Man, and Cybernetics (SMC 2020) will be held in Metro Toronto Convention Centre (MTCC), Toronto, Ontario, Canada. SMC 2020 is the flagship conference of the IEEE Systems, Man, and Cybernetics Society. It provides an international forum for researchers and practitioners to report most recent innovations and developments, summarize state-of-the-art, and exchange ideas and advances in all aspects of systems science and engineering, human machine systems, and cybernetics. Advances in these fields have increasing importance in the creation of intelligent environments involving technologies interacting with humans to provide an enriching experience and thereby improve quality of life. Papers related to the conference theme are solicited, including theories, methodologies, and emerging applications. Contributions to theory and practice, including but not limited to the following technical areas, are invited.


2020 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC)

All areas of ionizing radiation detection - detectors, signal processing, analysis of results, PET development, PET results, medical imaging using ionizing radiation


2019 12th IEEE Conference on Software Testing, Validation and Verification (ICST)

ICST 2019 is intended to provide a common forum for researchers, scientists, engineers and practitioners throughout the world to present their latest research findings, ideas, developments and applications in the area of Software Testing, Verification and Validation. Topics of interest include, but are not limited to:Testing theory and practice, Testing in globally-distributed organizations, Model-based testing, Model-driven engineering and testing, Domain specific testing, Quality assurance, Model checking, Formal verification, Fuzzing, Inspections, Testing and analysis tools, Design for testability, Testing education, Technology transfer in testing, Testing of open source, etc. Besides research track papers, the conference also include doctoral forum, software testing contest and various workshops.

  • 2018 IEEE International Conference on Software Testing, Verification and Validation (ICST)

    The (IEEE) International Conference on Software Testing Verification and Validation (ICST) offers an open forum for software testing, verification and validation research and its transfer to practice. One of the main goals of ICST is to bridge research and practice in software testing, verification, and validation. Furthermore, it aims at stimulating scientific research on model-based software testing, domain specific testing, empirical studies of testing techniques, and the technology transfer of research results to software development practices.

  • 2017 IEEE International Conference on Software Testing, Verification and Validation (ICST)

    The 10th edition of the IEEE International Conference on Software Testing, Verification, and Validation (ICST) is the premier conference for research in all areas related to software quality. The ever increasing complexity, ubiquity, and dynamism of modern software systems is making software quality assurance activities, and in particular software testing and analysis, more challenging. ICST 2017 provides an ideal forum where academics, industrial researchers, and practitioners can present their latest approaches for ensuring the quality of today's complex software systems, exchange and discuss ideas, and compare experiences. In this spirit, ICST welcomes both research papers that present high quality original work and industry reports from practitioners that present real world experiences from which others can benefit.

  • 2016 IEEE International Conference on Software Testing, Verification and Validation (ICST)

    ICST brings together researchers and practitioners for a conference that includes all aspects of software testing, verification, and validation. ICST includes research papers, industrial experience reports and presentations, tool demonstrations, and tutorials. For the research papers, ICST seeks high quality original work that has never been published and that advances the state of the art in software testing, verification and validation. For the industrial experience reports, ICST seeks papers and presentations that present real world experience from which others can benefit. Tool demonstrations are also welcome, especially those openly available for others to use. Finally, we are seeking tutorials that are relevant to both practitioners and researchers. See the specific calls for more details. Extended versions of the best papers from ICST conferences are regularly published in special editions of JSTVR.

  • 2015 IEEE 8th International Conference on Software Testing, Verification and Validation (ICST)

    The 8th edition of the IEEE International Conference on Software Testing, Verification, and Validation (ICST) is the premier conference for research in all areas related to software quality. The ever increasing complexity, ubiquity, and dynamism of modern software systems is making software quality assurance activities, and in particular software testing and analysis, more challenging. ICST 2015 provides an ideal forum where academics, industrial researchers, and practitioners can present their latest approaches for ensuring the quality of today

  • 2014 IEEE Seventh International Conference on Software Testing, Verification and Validation (ICST)

    This conference is a premier conference in all areas related to software quality, including testing, inspection

  • 2013 IEEE Sixth International Conference on Software Testing, Verification and Validation (ICST)

    ICST seeks to address the problems in verification and validation, by bringing together researchers and practitioners for a conference that includes all aspects of software testing, as it is most widely construed. Thus, ICST welcomes research papers as well as industrial experience reports from software development and testing practitioners.

  • 2012 IEEE Fifth International Conference on Software Testing, Verification and Validation (ICST)

    ICST is the premier conference in all areas related to software quality, software quality assurance, software validation and verification, and software testing.

  • 2011 IEEE Fourth International Conference on Software Testing, Verification and Validation (ICST)

    Testing, verification and validation activities are already flourishing areas with an active participation of a large community of researchers, experts, and industrialists. This community is highly aware of the importance and impact of testing on the future deployment and use of software and software intensive systems. As a leading software testing and verification&validation conference ICST has been very successful in bringing industry and research together to help shape the future of testing.

  • 2010 3rd IEEE International Conference on Software Testing, Verification and Validation (ICST)

    ICST bring industry and research together to help shape the future of software testing

  • 2009 2nd IEEE International Conference on Software Testing, Verification and Validation (ICST)

    ICST is the premier conference in all areas related to software quality. ICST bridges research and practice with tracks for research and industry papers, student papers, fast abstracts, and specilaized workshops.

  • 2008 1st IEEE International Conference on Software Testing, Verification and Validation (ICST)

    The new IEEE International Conference on Software Testing Verification and Validation (ICST) will offer an open forum for software testing, verification and validation research and its transfer to practice. Among other things, it aims at stimulating scientific research on model-based software testing, domain specific testing, empirical studies of testing techniques, and the technology transfer of research results to software development practices.


More Conferences

Periodicals related to System Verification And Validation

Back to Top

Aerospace and Electronic Systems Magazine, IEEE

The IEEE Aerospace and Electronic Systems Magazine publishes articles concerned with the various aspects of systems for space, air, ocean, or ground environments.


Broadcasting, IEEE Transactions on

Broadcast technology, including devices, equipment, techniques, and systems related to broadcast technology, including the production, distribution, transmission, and propagation aspects.


Computer

Computer, the flagship publication of the IEEE Computer Society, publishes peer-reviewed technical content that covers all aspects of computer science, computer engineering, technology, and applications. Computer is a resource that practitioners, researchers, and managers can rely on to provide timely information about current research developments, trends, best practices, and changes in the profession.


Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities. Practical applications of aids resulting in producible analog, digital, optical, or microwave integrated circuits are emphasized.


Computers, IEEE Transactions on

Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...


More Periodicals

Most published Xplore authors for System Verification And Validation

Back to Top

No authors for "System Verification And Validation"


Xplore Articles related to System Verification And Validation

Back to Top

IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation

IEEE P1012/D17, August 2015, 2015

Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their ...


Integrated toolset for high-integrity system verification and validation support (avionics)

9th IEEE/AIAA/NASA Conference on Digital Avionics Systems, 1990

The basic principles and underlying design of a toolset for high-integrity system verification and validation support are presented. First experiences in the application of the toolset to an avionics software maintenance project are discussed. An outline is given of work, which features the extension of the existing toolset to a certification support system.<<ETX>>


IEEE Draft Standard for System, Software and Hardware Verification and Validation - Corrigendum 1

IEEE P1012/D2, March 2017, 2017

Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their ...


IEEE Standard for System, Software, and Hardware Verification and Validation

IEEE Std 1012-2016 (Revision of IEEE Std 1012-2012/ Incorporates IEEE Std 1012-2016/Cor1-2017) - Redline, 2017

Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their ...


IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation

IEEE P1012/D18, January 2016, 2016

Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their ...


More Xplore Articles

Educational Resources on System Verification And Validation

Back to Top

IEEE.tv Videos

Requirements, Models, and Properties: Their Relationship and Validation
IMS 2012 Microapps - Optimizing the Design and Verification of 4G RF Power Amplifiers
Validating Cyber-Physical Energy Systems, Part 1: IECON 2018
IMS 2012 Microapps - Custom OFDM Validation of Wireless/Military DSP Algorithms and RF Components Daren McClearnon, Jin-Biao Xu, Agilent EEsof
Validating Cyber-Physical Energy Systems, Part 4: IECON 2018
Validating Cyber-Physical Energy Systems, Part 3: IECON 2018
Validating Cyber-Physical Energy Systems, Part 2: IECON 2018
Young Professionals at N3XT: James Slifierz
Tutorial: Model Predictive Control of Power Electronic Converters, Part One, Jose Rodriguez - IECON 2018
Verification in the Nanoscale Era of Computing - IEEE Rebooting Computing 2017
MicroApps: Flexible RF Stimulus/Response Validation of Emerging Communications Standards (Agilent EEsof)
Owning a Tesla, Going Electric - IEEE Southern Minnesota presentation
Brooklyn 5G 2016: Arun Ghosh on Prototyping and Experimental Validation on mmWave Testbed
Tutorial: Model Predictive Control of Power Electronic Converters, Part Two, Tomislav Dragicevic - IECON 2018
Addressing Key Test Challenges for LTE/LTE- A Multi-Antenna Beamforming Designs: MicroApps 2015 - Keysight Technologies
IEEE Standards Presents: Case Study 515 (English)
Brooklyn 5G Summit: Critical Modeling Aspects and Their Effect on System Design and Performance
Do It Yourself: Home Solar
ISEC 2013 Special Gordon Donaldson Session: Remembering Gordon Donaldson - 7 of 7 - SQUID-based noise thermometers for sub-Kelvin thermometry
IEEE Standards Presents: Case Study 515 (Chinese)

IEEE-USA E-Books

  • IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation

    Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&amp;V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

  • Integrated toolset for high-integrity system verification and validation support (avionics)

    The basic principles and underlying design of a toolset for high-integrity system verification and validation support are presented. First experiences in the application of the toolset to an avionics software maintenance project are discussed. An outline is given of work, which features the extension of the existing toolset to a certification support system.<<ETX>>

  • IEEE Draft Standard for System, Software and Hardware Verification and Validation - Corrigendum 1

    Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused [legacy, commercial off-the-shelf (COTS), non-developmental items]. The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&V processes include the analysis, evaluation, review, inspection, assessment, and testing of products. (NOTE: IEEE Std 1012-2016/Cor1-2017 was not published as an separate standard, but was incorporated into Std 1012™-2016 at publication)

  • IEEE Standard for System, Software, and Hardware Verification and Validation

    Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&amp;V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

  • IEEE Approved Draft Standard for System, Software and Hardware Verification and Validation

    Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&amp;V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

  • IEEE Draft Standard for System, Software and Hardware Verification and Validation - Corrigendum 1

    Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused [legacy, commercial off-the-shelf (COTS), non-developmental items]. The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&V processes include the analysis, evaluation, review, inspection, assessment, and testing of products. (NOTE: IEEE Std 1012-2016/Cor1-2017 was not published as an separate standard, but was incorporated into Std 1012™-2016 at publication)

  • IEEE Standard for System, Software, and Hardware Verification and Validation

    Verification and validation (V&amp;V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&amp;V life cycle process requirements are specified for different integrity levels. The scope of V&amp;V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&amp;V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

  • Flight control computer operational flight program development for the control laws switching mechanism

    All new flight control law and flight control computer developments have historically been an extremely expensive and time-consuming proposition specially in a flight-critical system. To reduce and avoid these kind of problems, the switching mechanism method has been addressed. Here the switching mechanism needs two computers. One is a basic(or primary) computer already customized to the production airframe and the other one is a new developed computer with a research control law algorithm. So the basic computer provides a pilot-selectable research flight control law capability during flight. This paper describes the modified basic digital fly-by-wire Flight Control Computer(FCC) software development for the switching mechanism which has been already verified for the safety of flight in its operational field. This paper also presents and describes system design, software mechanization design, autocode design for the switching algorithm, and system verification and validation(V&V). The function of switching and data communication can minimize the interferences between two computers, two control laws, or both. This successful flight control system for switching mechanism will provide a useful equipment for the future development of risk challengeable control laws algorithm, software, and hardware development.

  • Developing a strategy for expert system verification and validation

    Research and practice has produced numerous methods for expert system verification and validation (V&V) that augment traditional software and systems approaches to V&V. This paper shows how to develop a strategy for expert system V&V. A strategy for V&V has three components: 1) the criteria by which an expert system will be judged as valid, 2) a life cycle model that specifies what V&V can be done when, and 3) the constraints (and opportunities) imposed by the characteristics of the system being developed. Starting with a development methodology, we shown how to map V&V methods onto the software life cycle and then match V&V methods to system characteristics. We give an example of our approach to developing a V&V strategy in the context of an expert system development project.<<ETX>>

  • Application of genetic algorithm for flight system verification and validation

    Most complex systems nowadays heavily rely on software, and spacecraft and satellite systems are no exception. Moreover as systems capabilities increase, the corresponding software required to integrate and address system tasks becomes more complex. Hence, in order to guarantee a system's success, testing of the software becomes imperative. Traditionally exhaustive testing of all possible behaviors was conducted. However, given the increased complexity and number of interacting behaviors of current systems, the time required for such thorough testing is prohibitive. As a result many have adopted random testing techniques to achieve sufficient coverage of the test space within a reasonable amount of time. In this paper we propose the use of genetic algorithms (GA) to greatly reduce the number of tests performed, while still maintaining the same level of confidence as current random testing approaches. We present a GA specifically tailored for the systems testing domain. In order to validate our algorithm we used the results from the Dawn test campaign. Preliminary results seem very encouraging, showing that our approach, when searching the worst test cases, outperforms random search , limiting the search to a mere 6 % of the full search domain.



Standards related to System Verification And Validation

Back to Top

IEEE Application Guide for Distributed Digital Control and Monitoring for Power Plants


IEEE Recommended Practice for Distributed Interactive Simulation - Exercise Management and Feedback

This standard is part of a proposed set of standards for Distributed Interactive Simulation (DIS) applications. Each standard in the proposed set describes one or more of the several elements that constitute the DIS environment. As a whole, the set of standards will define an interoperable simulated battle environment. This particular standard addresses the exercise control and feedback stations connected ...


IEEE Recommended Practice for Distributed Interactive Simulation - Verification, Validation and Accreditation

This document has been developed to assist the DIS technician to plan and conduct the Validation and Verification process. This document presents the data flow and connectivity of all proposed Validation and Verification process model steps and provides rationale and justification of each step.


IEEE Recommended Practice for the Application of Human Factors Engineering to Systems, Equipment, and Facilities of Nuclear Power Generating Stations and Other Nuclear Facilities

This project upgrades the existing guide to a recommended practice for applying human factors engineering (HFE) to the significant human interfaces of systems, equipment, and facilities in nuclear power generating stations and other nuclear facilities. This document provides recommended practices for applying human factors engineering (HFE) to the significant human interfaces of systems, equipment, and facilities in nuclear power generating ...


IEEE Recommended Practice for Verification, Validation, and Accreditation of a Federation - an Overlay to the High Level Architecture Federation Development and Execution Process


More Standards

Jobs related to System Verification And Validation

Back to Top