IEEE Organizations related to Design Standards

Back to Top

No organizations are currently tagged "Design Standards"



Conferences related to Design Standards

Back to Top

2020 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society (EMBC)

The conference program will consist of plenary lectures, symposia, workshops and invitedsessions of the latest significant findings and developments in all the major fields of biomedical engineering.Submitted papers will be peer reviewed. Accepted high quality papers will be presented in oral and postersessions, will appear in the Conference Proceedings and will be indexed in PubMed/MEDLINE


2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 IEEE IAS Petroleum and Chemical Industry Committee (PCIC)

The PCIC provides an international forum for the exchange of electrical applications technology related to the petroleum and chemical industry. The PCIC annual conference is rotated across North American locations of industry strength to attract national and international participation. User, manufacturer, consultant, and contractor participation is encouraged to strengthen the conference technical base. Success of the PCIC is built upon high quality papers, individual recognition, valued standards activities, mentoring, tutorials, networking and conference sites that appeal to all.


2020 IEEE International Conference on Industrial Engineering and Engineering Management (IEEM)

All topics related to engineering and technology management, including applicable analytical methods and economical/social/human issues to be considered in making engineering decisions.


2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID)

This conference is a forum for researchers and designers to present and discuss variousaspects of VLSI design, EDA, embedded systems, and enabling technologies. The program willconsist of regular paper sessions, special sessions, embedded tutorials, panel discussions,design contest, industrial exhibits and tutorials. This is the premier conference/exhibition in thisarea in India, attracting designers, EDA professionals, and EDA tool users. The programcommittee for the conference has a significant representation from the EDA researchcommunity and a large fraction of the papers published in this conference are EDA-related


More Conferences

Periodicals related to Design Standards

Back to Top

No periodicals are currently tagged "Design Standards"


Most published Xplore authors for Design Standards

Back to Top

No authors for "Design Standards"


Xplore Articles related to Design Standards

Back to Top

Implementing usability methods into CMMI-compliant software development process

2010 6th Central and Eastern European Software Engineering Conference (CEE-SECR), 2010

Usability methods are described in many books, online articles and well-known standards as ISO (International Organization for Standardization) and CMMI (Capability of Maturity Model Improvements). Nevertheless there are not that many organizations in Russia and the rest of the World where the whole process is based on the human-centered design principles. As the result we have plenty of products which ...


An open architecture for embedded systems: Hardware Open Systems Technologies

SoutheastCon 2017, 2017

A major contributing factor to the high life cycle costs of military embedded systems is vendor lock resulting from Original Equipment Manufacturer (OEM) and prime contractor ownership of proprietary intellectual property. Most existing computing platforms are custom designs built from components that are not directly applicable to use on other military platforms. This paper describes the Hardware Open Systems Technologies ...


Probabilistic polynomial-time process calculus and security protocol analysis

Proceedings 16th Annual IEEE Symposium on Logic in Computer Science, 2001

None


Computer-aided maintainability in China

Annual Reliability and Maintainability Symposium. 1998 Proceedings. International Symposium on Product Quality and Integrity, 1998

The goal of the industrial sponsored computer-aided maintainability design and analysis (CAMDA) program is to provide the engineering designer and maintainability engineer with a powerful computer software tool for maintainability design and analysis. With such a software tool, maintainability issues can be considered from the early stages of the design process, and possible maintainability problems can be identified early and ...


Memristor-based material implication logic design for full adders

2017 IEEE 12th International Conference on ASIC (ASICON), 2017

The memristor has the abilities of storage and computation, and is compatiable with the standard CMOS technology. Consequently, the memristor has been thought to potentially break the bottlenecks of memory and power in the traditional computer architecture. In this work, we present optimized full adders using memristor-based material implication (IMPLY) logic operation. Compared with the latest works, the execution steps ...


More Xplore Articles

Educational Resources on Design Standards

Back to Top

IEEE-USA E-Books

  • Implementing usability methods into CMMI-compliant software development process

    Usability methods are described in many books, online articles and well-known standards as ISO (International Organization for Standardization) and CMMI (Capability of Maturity Model Improvements). Nevertheless there are not that many organizations in Russia and the rest of the World where the whole process is based on the human-centered design principles. As the result we have plenty of products which do not serve us as they should and many projects which overrun their budgets dramatically or fail. We keep losing money, making the same mistakes over and over again. This is true not just for some small and inexperienced companies but also for the medium and large organizations. In our presentation we examine the reasons why it is happening, and suggest some one of the way to deal with these problems. We took the CMMI for Developers as the most popular, open and well-known source of the process improvements' knowledge and compare its validation methods with the commonly known usability practices. Behind the curtains of terminology we discovered that these methods were very similar and also that they served the single purpose of helping to create products which fulfil our needs better. Besides comparing the terminology, we suggest the ways of practical application of CMMI to a development process. We describe the steps which can be made to start the improvements in usability/validation area, show some examples of the human- centered design methods applicable for each phase of the project, the result of each step and approximate efforts involved. We want to help organizations similar to ours to understand that: "User-centred design is not a step in the process - it is the process. It is not just about usability - it is about value. It is not expensive - it is flexible. It is not the role of one person or department - it is a culture. It is not a choice, it is a means of survival", as it was said by a usability guru Whitney Hess. We also hope to influence the new version CMMI for Developers which are coming in the end of 2010. We wish it to become more clear and closer to the common user-centered design terminology. We think that it will make it easier for people to understand CMMI recommendations, and what is most important, to apply these recommendations on practice. We think that our work will help others to start their way to a more user-friendly world today.

  • An open architecture for embedded systems: Hardware Open Systems Technologies

    A major contributing factor to the high life cycle costs of military embedded systems is vendor lock resulting from Original Equipment Manufacturer (OEM) and prime contractor ownership of proprietary intellectual property. Most existing computing platforms are custom designs built from components that are not directly applicable to use on other military platforms. This paper describes the Hardware Open Systems Technologies (HOST) Standards and Specifications set which provides an open approach for a system level framework that can lower life cycle costs for military computing systems by leveraging Commercial Off-The-Shelf (COTS) equipment, modular design, and industry standards.

  • Probabilistic polynomial-time process calculus and security protocol analysis

    None

  • Computer-aided maintainability in China

    The goal of the industrial sponsored computer-aided maintainability design and analysis (CAMDA) program is to provide the engineering designer and maintainability engineer with a powerful computer software tool for maintainability design and analysis. With such a software tool, maintainability issues can be considered from the early stages of the design process, and possible maintainability problems can be identified early and avoided without costly design modifications. In current product design and development, maintainability activities are required according to maintainability related standards, and the applicable methods are also specified in standards. The primary objective of CAMDA is computerizing these methods. In addition to standard methods, some other technologies such as stochastic network technologies, artificial neural network technologies and computer animation technologies are also applied to maintainability prediction and analysis. It must be emphasized that CAMDA is not only a computer technology application research, but also an effective and practical software tool applicable to most product design and development programs, and it meets engineers' needs. So, the development of CAMDA is engineering-oriented. It will relieve designers and maintainability engineers from miscellaneous business, and improve product quality without significant increase in design cost.

  • Memristor-based material implication logic design for full adders

    The memristor has the abilities of storage and computation, and is compatiable with the standard CMOS technology. Consequently, the memristor has been thought to potentially break the bottlenecks of memory and power in the traditional computer architecture. In this work, we present optimized full adders using memristor-based material implication (IMPLY) logic operation. Compared with the latest works, the execution steps of N-bit full adder with a serial structure is reduced from 23N to 16N while using one less memristor, and the number of execution steps and memristors used in full adders with a parallel structure are reduced from 5N + 18 to 3N +9 and from 9N to 8N, respectively. Additionally, we present a look-ahead carry adder based on the IMPLY logic on the memristor crossbar structure, which consumes (3N + 8) × (N + 3) memristors and needs only 3N +15 execution steps for an N-bit addition.

  • A Web Page Design Method for Multi-terminal Devices

    Adaptive learning requires the learning contents to be presented to students dynamically in a personalized fashion. Multiple displays on cross-platform devices can meet the diverse needs for content presentation. Current practices approach web page design for multi-terminal devices on a trial-and-error basis. This paper discusses a web page design method that uses the client resolution adaptive table for multi-terminal devices. To obtain the table, we calculate the character size and other elements for the best visual effect by adapting to the client's device resolution.

  • Quality Standards for Interprofessional Healthcare Education: The W(e)Learn Framework and Designing and Validating a Toolkit of Bilingual Assessment Tools

    This paper addresses some of the most important unresolved issues of interdisciplinary education (IPE) for healthcare by describing our experiences and processes in developing and validating qualitative and quantitative evaluation tools to assess IPE courses and programs (online and face- to- face). The instruments (available in both English and French) include a program evaluation survey based on the W(e)Learn framework, a survey to access changes in attitudes and behaviour and a team and learner exemplar and companion contract. The systems, processes and instruments created and tested will increase the likelihood that IPE experiences are planned and delivered effectively and increase justification and accountability for healthcare educational experiences and clinical practice.

  • Industry Standards from Accellera

    Accellera's (www.accellera.orq) mission is to drive worldwide development and use of standards required by systems, semiconductors and design tools companies, which enhance a language based design automation process. Overview of different standards from Accellera and how they fit into the design flow process will be presented. Status of various technical sub-committees like Open Compression Interface (OCI), Unified Power Format (UPF), Unified Coverage Interoperatbility (UCIS) and Open Verification Library(OVL) will also be covered.

  • Substation grounding studies with more accurate fault analysis and simulation strategies

    This paper describes hands-on modeling and simulation experience for designing substation ground grids. The grounding studies enable an optimized ground grid design to protect utility personnel and the public. These optimized ground grids meet the IEEE-80 standard [1] for safety and have been simulated and designed using more accurate transient and steady-state fault current calculations. The SI and MI methods are used to simulate the actual fault locations and fault currents at a small station and a large EHV station, respectively. The simulations primarily focus on substation specific data for the application rather than utilizing pre-determined split-factor curves and the decrement-factor table in IEEE-80. In addition, the new clearing time analysis and grounding study safety assessment strategy will be implemented instead of using the widely-applied longest clearing time and its corresponding threshold calculation, which could further optimize the ground grid. With AEP's research and applications, the authors hope it can benefit similar industrial substation design projects.

  • Optical interconnection and packaging technologies for advanced avionics systems

    An optical backplane developed to demonstrate the advantages of high- performance optical interconnections and supporting technologies and designed to be compatible with standard avionics racks is described. The hardware demonstrates the three basic components of optical interconnects: optical sources, an optical signal distribution network, and optical receivers. Results from characterization and environmental tests, including a demonstration of the reliable transmission of serial data at a 1 Gb/s, are reported.<>



Standards related to Design Standards

Back to Top

No standards are currently tagged "Design Standards"