Conferences related to Exascale Computing

Back to Top

2020 IEEE International Solid- State Circuits Conference - (ISSCC)

ISSCC is the foremost global forum for solid-state circuits and systems-on-a-chip. The Conference offers 5 days of technical papers and educational events related to integrated circuits, including analog, digital, data converters, memory, RF, communications, imagers, medical and MEMS ICs.


2020 Optical Fiber Communications Conference and Exhibition (OFC)

The Optical Fiber Communication Conference and Exhibition (OFC) is the largest global conference and exhibition for optical communications and networking professionals. For over 40 years, OFC has drawn attendees from all corners of the globe to meet and greet, teach and learn, make connections and move business forward.OFC attracts the biggest names in the field, offers key networking and partnering opportunities, and provides insights and inspiration on the major trends and technology advances affecting the industry. From technical presentations to the latest market trends and predictions, OFC is a one-stop-shop.


2019 19th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGRID)

Cluster Computing, Grid Computing, Edge Computing, Cloud Computing, Parallel Computing, Distributed Computing


2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)

The DATE conference addresses all aspects of research into technologies for electronic andembedded system engineering. It covers the design process, test, and automation tools forelectronics ranging from integrated circuits to distributed embedded systems. This includes bothhardware and embedded software design issues. The conference scope also includes theelaboration of design requirements and new architectures for challenging application fields suchas telecoms, wireless communications, multimedia, healthcare, smart energy and automotivesystems. Companies also present innovative industrial designs to foster the feedback fromrealworld design to research. DATE also hosts a number of special sessions, events within themain technical programme such as panels, hot-topic sessions, tutorials and workshopstechnical programme such as panels, hot-topic sessions, tutorials and workshops.

  • 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)

    The DATE conference addresses all aspects of research into technologies for electronic and embedded system engineering. It covers the design process, test, and automation tools for electronics ranging from integrated circuits to distributed embedded systems. This includes both hardware and embedded software design issues. The conference scope also includes the elaboration of design requirements and new architectures for challenging application fields such as telecoms, wireless communications, multimedia, healthcare, smart energy and automotive systems. Companies also present innovative industrial designs to foster the feedback fromrealworld design to research. DATE also hosts a number of special sessions, events within the main technical programme such as panels, hot-topic sessions, tutorials and workshops technical programme such as panels, hot-topic sessions, tutorials and workshops.

  • 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)

    The DATE conference addresses all aspects of research into technologies for electronic and embedded system engineering. It covers the design process, test, and automation tools for electronics ranging from integrated circuits to distributed embedded systems. This includes both hardware and embedded software design issues. The conference scope also includes the elaboration of design requirements and new architectures for challenging application fields such as telecoms, wireless communications, multimedia, healthcare, smart energy and automotive systems. Companies also present innovative industrial designs to foster the feedback fromrealworld design to research. DATE also hosts a number of special sessions, events within the main technical programme such as panels, hot-topic sessions, tutorials and workshops technical programme such as panels, hot-topic sessions, tutorials and workshops.

  • 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)

    The DATE conference addresses all aspects of research into technologies for electronic andembedded system engineering. It covers the design process, test, and automation tools forelectronics ranging from integrated circuits to distributed embedded systems. This includes bothhardware and embedded software design issues. The conference scope also includes theelaboration of design requirements and new architectures for challenging application fields suchas telecoms, wireless communications, multimedia, healthcare, smart energy and automotivesystems. Companies also present innovative industrial designs to foster the feedback from realworlddesign to research. DATE also hosts a number of special sessions, events within the maintechnical programme such as panels, hot-topic sessions, tutorials and workshops technical programme such as panels, hot-topic sessions, tutorials and workshops

  • 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)

    The DATE conference addresses all aspects of research into technologies for electronic and embedded system engineering. It covers the design process, test, and automation tools for electronics ranging from integrated circuits to distributed embedded systems. This includes both hardware and embedded software design issues. The conference scope also includes the elaboration of design requirements and new architectures for challenging application fields such as telecoms, wireless communications, multimedia, healthcare, smart energy and automotive systems. Companies also present innovative industrial designs to foster the feedback from realworld design to research. DATE also hosts a number of special sessions, events within the main technical programme such as panels, hot-topic sessions, tutorials and workshops.

  • 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)

    The DATE conference addresses all aspects of research into technologies for electronic and embedded system engineering. It covers the design process, test, and automation tools for electronics ranging from integrated circuits to distributed embedded systems. This includes both hardware and embedded software design issues. The conference scope also includes the elaboration of design requirements and new architectures for challenging application fields such as telecoms, wireless communications, multimedia, healthcare, smart energy and automotive systems. Companies also present innovative industrial designs to foster the feedback from real-world design to research. DATE also hosts a number of special sessions, events within the main technical programme such as panels, hot-topic sessions, tutorials and workshops

  • 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE 2013)

    DATE is the complete event for the European electronic and test community. A leading world conference and exhibition, DATE unites 2,000 professionals with approximately 60 exhibiting companies, cutting edge R&D, industrial designers and technical managers from around the world.

  • 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE 2012)

    DATE is the complete event for the European electronic system and test community. A leading world conference and exhibition, DATE unites 2,000 professionals with some 60 exhibiting companies, cutting edge R&D, industrial designers and technical managers from around the world.

  • 2011 Design, Automation & Test in Europe Conference & Exhibition (DATE 2011)

    DATE is the complete event for the European electronic system and test community. A world leading conference and exhibition, DATE unites 2,000 professionals with some 60 exhibiting companies, cutting edge R&D, industrial designers and technical managers from around the world.

  • 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)

    All aspects of research into technologies for electronic and (embedded) systems engineering. It covers the design process, test, and tools for design automation of electronic products ranging from integrated circuits to distributed large-scale systems.

  • 2009 Design, Automation & Test in Europe Conference & Exhibition (DATE 2009)

    The Design, Automation, and Test in Europe (DATE) conference is the world's premier conference dedicated to electronics system design & test. The technical programme features: Four distinctive and integrated themes, covering all aspects of systems design and engineering. Two special days are focusing on SoC Development Strategies and Multicore Applications.

  • 2008 Design, Automation & Test in Europe Conference & Exhibition (DATE 2008)

    The 11th DATE conference and exhibition is the main European event bringing together designers and design automation users, researchers and vendors, as well as specialists in the hardware and software design, test and manufacturing of electronic circuits and systems. It puts strong emphasis on ICs/SoCs, reconfigurable hardware and embedded systems, including embedded software. The five-day event consists of a conference with plenary invited papers, regular papers, panels, hot-topic sessions, tutorials.

  • 2007 Design, Automation & Test in Europe Conference & Exhibition (DATE 2007)

    DATE is the main European event bringing together designers and design automation users, researchers and vendors, as well as specialists in the hardware and software design, test and manufacturing of electronic circuits and systems. It puts strong emphasis on both ICs/SoCs, reconfigurable hardware and embedded systems, including embedded software.

  • 2006 Design, Automation & Test in Europe Conference & Exhibition (DATE 2006)

  • 2005 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 2004 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 2003 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 2002 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 2001 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 2000 Design, Automation & Test in Europe Conference & Exhibition (DATE)

  • 1999 Design, Automation & Test in Europe Conference & Exhibition (DATE)


2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)

HPCA offers a high-quality forum for scientists and engineers to present their latest research findings in the rapidly-changing field of computer architecture.


More Conferences

Periodicals related to Exascale Computing

Back to Top

Applied Superconductivity, IEEE Transactions on

Contains articles on the applications and other relevant technology. Electronic applications include analog and digital circuits employing thin films and active devices such as Josephson junctions. Power applications include magnet design as well asmotors, generators, and power transmission


Computer

Computer, the flagship publication of the IEEE Computer Society, publishes peer-reviewed technical content that covers all aspects of computer science, computer engineering, technology, and applications. Computer is a resource that practitioners, researchers, and managers can rely on to provide timely information about current research developments, trends, best practices, and changes in the profession.


Computer Architecture Letters

Rigorously peer-reviewed forum for publishing early, high-impact results in the areas of uni- and multiprocessors computer systems, computer architecture workload characterization, performance evaluation and simulation techniques, and power-aware computing


Computer Graphics and Applications, IEEE

IEEE Computer Graphics and Applications (CG&A) bridges the theory and practice of computer graphics. From specific algorithms to full system implementations, CG&A offers a strong combination of peer-reviewed feature articles and refereed departments, including news and product announcements. Special Applications sidebars relate research stories to commercial development. Cover stories focus on creative applications of the technology by an artist or ...


Computers, IEEE Transactions on

Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...


More Periodicals

Most published Xplore authors for Exascale Computing

Back to Top

Xplore Articles related to Exascale Computing

Back to Top

A nanophotonic interconnect for high-performance many-core computation

2008 5th IEEE International Conference on Group IV Photonics, 2008

We describe the results of a design study of DWDM on-chip and off-chip nanophotonic interconnects and device technologies that could improve computing performance by a factor of 20 above industry projections over the next decade.


Exascale Computing in the United States

Computing in Science & Engineering, 2019

The U.S. is a long-time international leader in HPC, rooted in a strong and innovative computing industry that is complemented by partnerships with and among federal agencies, academia, and industries whose success relies on HPC. The advent of exascale computing brings challenges in traditional simulation as well as in areas colloquially referred to as “Big Data.” Within this context, we ...


A mathematical model for empowerment of Beowulf clusters for exascale computing

2013 International Conference on High Performance Computing & Simulation (HPCS), 2013

High-performance computing (HPC) clusters are currently faced with two major challenges - namely, the dynamic nature of new generation of applications and the heterogeneity of platforms - if they are going to be useful for exascale computing. Processes running these applications may well demand unpredictable requirements and changes to system configuration and capabilities at runtime, thereby requiring fast system response ...


Exascale computing: The challenges and opportunities in the next decade

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, 2010

Summary form only given. Supercomputing systems have made great strides in recent years as the extensive computing needs of cutting-edge engineering work and scientific discovery have driven the development of more powerful systems. In 2008, the first petaflop machine was released, and historic trends indicate that in ten years, we should be at the exascale level. Indeed, various agencies are ...


Enabling energy efficient exascale computing applications with optical interconnects

2013 IEEE Photonics Society Summer Topical Meeting Series, 2013

The past few years has seen a sea change in computer architecture that will impact every facet of our society as every electronic device from cell phone to supercomputer will need to confront parallelism of unprecedented scale. Enabling future advances in sustained computational performance will require fundamental advances in computer architecture and programming models that are nothing short of reinventing ...


More Xplore Articles

Educational Resources on Exascale Computing

Back to Top

IEEE.tv Videos

Computing in the Cambrian Era - ICRC 2018 Plenary, Paolo Faraboschi
Architecture: Next 20 Years Panel - Kirk Bresniker at INC 2019
Rebooting Computing: Parallelism in Computing
Rebooting Computing: Changing Computing
DOE Vision and Programmatic Activities in Advanced Computing Technologies: IEEE Rebooting Computing 2017
An Energy-efficient Reconfigurable Nanophotonic Computing Architecture Design: Optical Lookup Table - IEEE Rebooting Computing 2017
Energy Efficient Single Flux Quantum Based Neuromorphic Computing - IEEE Rebooting Computing 2017
A Unified Hardware/Software Co-Design Framework for Neuromorphic Computing Devices and Applications - IEEE Rebooting Computing 2017
Removing The Golden Handcuffs: Computing At The End of Moore's Scaling - IEEE Rebooting Computing Industry Summit 2017
Q&A with Michael Garner: IEEE Rebooting Computing Podcast, Episode 11
Q&A with Elie Track: IEEE Rebooting Computing Podcast, Episode 2
DARPA's Vision for the Future of Computing: IEEE Rebooting Computing 2017
From the Quantum Moore's Law toward Silicon Based Universal Quantum Computing - IEEE Rebooting Computing 2017
On-chip Passive Photonic Reservoir Computing with Integrated Optical Readout - IEEE Rebooting Computing 2017
Q&A with Bruce Kraemer: IEEE Rebooting Computing Podcast, Episode 24
How Bio-Design Automation Can Help Reboot Computing: Lessons, Challenges, and Future Directions - IEEE Rebooting Computing 2017
Special Evening Panel Discussion: AI, Cognitive Information Processing, and Rebooting Computing - IEEE Rebooting Computing 2017
Verification in the Nanoscale Era of Computing - IEEE Rebooting Computing 2017
Quantum Accelerators for High-Performance Computing Systems - IEEE Rebooting Computing 2017
Asynchronous Ballistic Reversible Computing: IEEE Rebooting Computing 2017

IEEE-USA E-Books

  • A nanophotonic interconnect for high-performance many-core computation

    We describe the results of a design study of DWDM on-chip and off-chip nanophotonic interconnects and device technologies that could improve computing performance by a factor of 20 above industry projections over the next decade.

  • Exascale Computing in the United States

    The U.S. is a long-time international leader in HPC, rooted in a strong and innovative computing industry that is complemented by partnerships with and among federal agencies, academia, and industries whose success relies on HPC. The advent of exascale computing brings challenges in traditional simulation as well as in areas colloquially referred to as “Big Data.” Within this context, we describe the U.S. exascale computing strategy: 1) the National Strategic Computing Initiative, a multiple U.S. federal agency effort comprehensively addressing computing and computational science requirements in the U.S.; 2) the Exascale Computing Initiative, a DOE effort to acquire, develop, and deploy exascale computing platforms within DOE laboratories on a given timeline; and, 3) the Exascale Computing Project (a component of the Exascale Computing Initiative), dedicated to the creation and enhancement of applications, software, and hardware technologies for exascale computers, focused on vital U.S. national security and science needs.

  • A mathematical model for empowerment of Beowulf clusters for exascale computing

    High-performance computing (HPC) clusters are currently faced with two major challenges - namely, the dynamic nature of new generation of applications and the heterogeneity of platforms - if they are going to be useful for exascale computing. Processes running these applications may well demand unpredictable requirements and changes to system configuration and capabilities at runtime, thereby requiring fast system response without sacrificing the transparency and integrity of the reconfigured empowered system that is running on a heterogeneous platform. While a challenge in and of itself, platform heterogeneity is both useful and instrumental in the handling of unpredictable requests. The realization of such a dynamically reconfigurable and heterogeneous HPC cluster system for exascale computing requires a model to guide running processes to determine if they need empowerment of the current cluster, and if yes, by how much. To show the feasibility of empowerment of traditional HPC clusters for exascale computing, we have selected Beowulf as a noble candidate cluster and present a mathematical model for the empowerment of Beowulf clusters for exascale computing (EBEC). We have developed the model in line with Beowulf's cluster approach and by using vector space algebra. In contrast to traditional hardware-oriented approaches to improvise the performance of clusters, we use a software approach to the development of the proposed model by emphasizing processes, which act as the creators of the cluster and thus should decide on system (re)configuration, as the principal building blocks of the system. We have also adopted a new approach to heterogeneity by considering heterogeneity at different levels including hardware, system software, application software, and system functionality. In addition to support for heterogeneity and dynamic reconfiguration, the proposed model includes support for scalability that is crucial to exascale computing too.

  • Exascale computing: The challenges and opportunities in the next decade

    Summary form only given. Supercomputing systems have made great strides in recent years as the extensive computing needs of cutting-edge engineering work and scientific discovery have driven the development of more powerful systems. In 2008, the first petaflop machine was released, and historic trends indicate that in ten years, we should be at the exascale level. Indeed, various agencies are targeting a computer system capable of 1 Exaop (10**18 ops) of computation within the next decade. We believe that applications in many industries will be materially transformed by exascale computers. Meeting the exascale challenge will require significant innovation in technology, architecture and programmability. Power is a fundamental problem at all levels; traditional memory cost and performance are not keeping pace with compute potential; the storage hierarchy will have to be re-architected; networks will be a much bigger part of the system cost; reliability at exascale levels will require a holistic approach to architecture design, and programmability and ease-of-use will be an essential component to extract the promised performance at the exascale level. In this talk, I will discuss the importance of exascale computing and address the major challenges, touching on the areas of technology, architecture, reliability and usability.

  • Enabling energy efficient exascale computing applications with optical interconnects

    The past few years has seen a sea change in computer architecture that will impact every facet of our society as every electronic device from cell phone to supercomputer will need to confront parallelism of unprecedented scale. Enabling future advances in sustained computational performance will require fundamental advances in computer architecture and programming models that are nothing short of reinventing computing. Photonic interconnect technologies will play an essential role to enable future progress in exascale computing.

  • Enabling energy efficient exascale computing applications with optical interconnects

    The past few years has seen a sea change in computer architecture that will impact every facet of our society as every electronic device from cell phone to supercomputer will need to confront parallelism of unprecedented scale. Enabling future advances in sustained computational performance will require fundamental advances in computer architecture and programming models that are nothing short of reinventing computing. Photonic interconnect technologies will play an essential role to enable future progress in exascale computing.

  • Preparing 25Gbps electrical I/O for exascale computing systems

    This paper summarizes the exploratory work conducted at IBM Research and Zeon Corporation, which seeks to expand bandwidth and reduce power consumption of electrical I/O's for future exascale computing systems. The development of novel low-loss dielectric materials was coupled with highspeed and power scalable circuit designs to achieve 25Gbps per channel data-rate and to investigate power limits as low as 1pJ/bit at 10Gbps for aggregated parallel links. Results from test vehicles confirmed over 20% reduction in channel loss at 20GHz when compared to currently leading commercial materials, which will permit the extension of electrical link performance to meet future system requirements.

  • Scaling Support Vector Machines Towards Exascale Computing for Classification of Large-Scale High-Resolution Remote Sensing Images

    Progress in sensor technology leads to an ever-increasing amount of remote sensing data which needs to be classified in order to extract information. This big amount of data requires parallel processing by running parallel implementations of classification algorithms, such as Support Vector Machines (SVMs), on High-Performance Computing (HPC) clusters. Tomorrow's supercomputers will be able to provide exascale computing performance by using specialised hardware accelerators. However, existing software processing chains need to be adapted to make use of the best fitting accelerators. To address this problem, a mapping of an SVM remote sensing classification chain to the Dynamical Exascale Entry Platform (DEEP), a European pre-exascale platform, is presented. It will allow to scale SVM-based classifications on tomorrow's hardware towards exascale performance.

  • Towards Exascale Computing for Autonomous Driving

    Autonomous driving is emerging as one of the most computationally demanding technologies of modern times. We report a high-level roadmap towards satisfying the ever-increasing computational needs and requirements of autonomous mobility that is easily at exascale level. We demonstrate that hardware solutions alone will not be sufficient, and exascale computing demands should be met with a combination of hardware and software. In that context, algorithms with reduced computational complexities will be crucial to provide software solutions that will be integrated with available hardware, which is also limited by various mobility restrictions, such as power, space, and weight.

  • Looking toward Exascale Computing

    Recently, Argonne National Laboratory installed a half petaflop Blue Gene/P system. It is the world's fastest open science supercomputer. With 163,840 cores, the machine is beginning to provide insight on how we might build future platforms as we scale toward exascale computing. There are many challenges, including the dramatic shift to multicore, the cost of electric power, and the need for robust fault management. In this talk I will focus on the architecture and system software challenges we face as we continue to attack ever-larger computational problems.



Standards related to Exascale Computing

Back to Top

No standards are currently tagged "Exascale Computing"


Jobs related to Exascale Computing

Back to Top