IEEE Organizations related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top


Conferences related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

No conferences are currently tagged "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"


Periodicals related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

Circuits and Systems II: Express Briefs, IEEE Transactions on

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.


Instrumentation and Measurement, IEEE Transactions on

Measurements and instrumentation utilizing electrical and electronic techniques.


Nuclear Science, IEEE Transactions on

All aspects of the theory and applications of nuclear science and engineering, including instrumentation for the detection and measurement of ionizing radiation; particle accelerators and their controls; nuclear medicine and its application; effects of radiation on materials, components, and systems; reactor instrumentation and controls; and measurement of radiation in space.



Most published Xplore authors for IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

Xplore Articles related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

Corrections to "Symbolic Analysis of Large Analog Integrated Circuits: The Numerical Reference Generation Problem"

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999

None


Corrections to "Wideband Cmos Transconductor for Analog Vlsi Systems"

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997

None


Author's reply

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999

None


Author's reply

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000

None


Nonlinear behavior of the adaptive LMS algorithm

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1995

This brief demonstrates that the adaptive LMS filter does not necessarily converge in the mean to the Wiener solution through the investigation of the harmonic content of signals in the filter for the case of narrowband signals. A 1 tap filter is examined in detail, and the structure of the estimated and error signals for the filter is investigated for ...


More Xplore Articles

Educational Resources on IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

IEEE.tv Videos

Analog to Digital Types
SIMULATION TECHNIQUES FOR DATA CONVERTER DESIGN
Noise-Shaped Active SAR Analog-to-Digital Converter - IEEE Circuits and Systems Society (CAS) Distinguished Lecture
CIRCUIT DESIGN USING FINFETS
Martin Vetterli accepts the IEEE Jack S. Kilby Signal Processing Medal - Honors Ceremony 2017
Analog Devices, Inc. accepts the IEEE Corporate Innovation Award - Honors Ceremony 2017
Brooklyn 5G Summit: Massive MIMO Technology for 5G (6GHz - 100GHz)
ASC-2014 SQUIDs 50th Anniversary: 1 of 6 Arnold Silver
ICASSP 2011 Trends in Design and Implementation of Signal Processing Systems
Digital Signal Processing for Envelope Tracking Systems
ICASSP 2011 Trends in Machine Learning for Signal Processing
Neuromorphic Mixed-Signal Circuitry for Asynchronous Pulse Processing Neuromorphic Mixed-Signal Circuitry for Asynchronous Pulse Processing - Peter Petre: 2016 International Conference on Rebooting Computing
IMS 2011-100 Years of Superconductivity (1911-2011) - Existing and Emerging RF Applications of Superconductivity
Analog to Digital Traits
IEEE Jack S. Kilby Signal Processing Medal - Bede Liu - 2018 IEEE Honors Ceremony
Co-design of Power Amplifier and Dynamic Power Supplies for Radar and Communications Transmitters
IEEE PELS Webinar Series-Galvanic Isolation for Power Supply Applications
Interview with Takao Nishitani - IEEE Donald O. Pederson Award in Solid-State Circuits Co-Recipient 2017
Collaborative Filtering
ICASSP 2011 Trends in Multimedia Signal Processing

IEEE-USA E-Books

  • Corrections to "Symbolic Analysis of Large Analog Integrated Circuits: The Numerical Reference Generation Problem"

    None

  • Corrections to "Wideband Cmos Transconductor for Analog Vlsi Systems"

    None

  • Author's reply

    None

  • Author's reply

    None

  • Nonlinear behavior of the adaptive LMS algorithm

    This brief demonstrates that the adaptive LMS filter does not necessarily converge in the mean to the Wiener solution through the investigation of the harmonic content of signals in the filter for the case of narrowband signals. A 1 tap filter is examined in detail, and the structure of the estimated and error signals for the filter is investigated for an N tap filter. Simulation results are provided which collaborate and amplify the theoretical findings, showing that the harmonic content of the filter output can be predicted.<<ETX>>

  • Design and implementation of approximately linear phase two-dimensional IIR filters

    A new method for designing separable denominator two-dimensional (2-D) infinite-response response (IIR) digital filters with approximately linear phase in the passband is proposed. This method is based on the model reduction of a linear phase finite-impulse response (FIR) filter using 2-D impulse response Gramians. The implementation of these filters using fixed-point arithmetic is also considered and an algorithm for obtaining a low roundoff noise structure with high computational efficiency is presented. Furthermore, a lower bound for the number of bits required for a 2-D IIR filter implementation with free of overflow oscillations is given. The resulting 2-D IIR digital filter has four advantages: (1) approximately linear phase in the passband; (2) low global roundoff noise; (3) high computational efficiency; and (4) no overflow oscillations under various overflow nonlinearities.

  • High-performance digit-serial complex multiplier

    The authors present a fast highly regular digit-serial complex multiplier (CMUL) architecture which is well suited for VLSI implementations. They make two contributions. First, several complex-number representation schemes are discussed. It is shown that the proposed real-imaginary alternate scheme is the best among all representation schemes and the prior designs of CMUL's based on the radix-(2j) Redundant Complex Number System (RCNS) are not efficient with respect to hardware complexity and processing speed. Second, digit-serial CMUL architectures which can be pipelined at fine-grain level to increase the throughput rate are designed based on the carry-save configuration. The proposed design methodology can also result in low-power dissipation due to the reduced wiring complexity and glitching activity.

  • An efficient pipelined FFT architecture

    This paper presents an efficient VLSI architecture of the pipeline fast Fourier transform (FFT) processor based on radix-4 decimation-in-time algorithm with the use of digit-serial arithmetic units. By combining both the feedforward and feedback commutator schemes, the proposed architecture can not only achieve nearly 100% hardware utilization, but also require much less memory compared with the previous digit-serial FFT processors. Furthermore, in FFT processors, several modules of ROM are required for the storage of twiddle factors. By exploiting the redundancy of the factors, the overall ROM size can be effectively reduced by a factor of 2.

  • An RNS to binary converter in 2n+1, 2n, 2n-1 moduli set

    A residue number system to binary converter that converts numbers in the moduli set 2n+1,2n,2n-1 is described. This moduli set is an extension of the more popular set, 2/sup n/+1, 2/sup n/, 2/sup n/-1. A low-complexity implementation using some properties of modular arithmetic is proposed. The converter does not use any explicit modulo operation in the evaluation as is normally done in the Chinese remainder theorem.<<ETX>>

  • Current-mode all-pass filters using current differencing buffered amplifier and a new high-Q bandpass filter configuration

    A new configuration realizing first-order canonical current processing all- pass filters based on current differencing buffered amplifier, a recently introduced active element, is proposed. Using this configuration, two types of first-order current-mode all-pass filters are derived. They employ only a single active element and a bare minimum number of passive components. No component-matching constrains are required. Because of the high performance of the current differencing buffered amplifier, they are suitable for wideband applications. The derived filters are cascadable because of their high output impedances and they use fewer active and/or passive components compared to their previously reported counterparts. As an application of the proposed first-order all-pass networks, a new current-mode high-Q bandpass filter, which offers a number of advantages over its counterparts, is also given.



Standards related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top

No standards are currently tagged "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"


Jobs related to IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Back to Top