Conferences related to System-level Design

Back to Top

2020 57th ACM/ESDA/IEEE Design Automation Conference (DAC)

The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2022 59th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2021 58th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2019 56th ACM/ESDA/IEEE Design Automation Conference (DAC)

    EDA (Electronics Design Automation) is becoming ever more important with the continuous scaling of semiconductor devices and the growing complexities of their use in circuits and systems. Demands for lower-power, higher-reliability and more agile electronic systems raise new challenges to both design and design automation of such systems. For the past five decades, the primary focus of research track at DAC has been to showcase leading-edge research and practice in tools and methodologies for the design of circuits and systems.

  • 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC Description for TMRF The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 sessions on design methodologies and EDA tool developments, keynotes, panels, plus the NEW User Track presentations. A diverse worldwide community representing more than 1,000 organizations attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading

  • 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The world's premier EDA and semiconductor design conference and exhibition. DAC features over 60 session on design methodologies and EDA tool developments, keynotes, panels, plus User Track presentations. A diverse worldwide community representing more than 1,000 organization attends each year, from system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities.

  • 2012 49th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers

  • 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference is the world s leading technical conference and tradeshow on electronic design and design automation. DAC is where the IC Design and EDA ecosystem learns, networks, and does business.

  • 2010 47th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 200 of the leading electronics design suppliers.

  • 2009 46th ACM/EDAC/IEEE Design Automation Conference (DAC)

    DAC is the premier event for the electronic design community. DAC offers the industry s most prestigious technical conference in combination with the biggest exhibition, bringing together design, design automation and manufacturing market influencers.

  • 2008 45th ACM/EDAC/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier event for the design of electronic circuits and systems, and for EDA and silicon solutions. DAC features a wide array of technical presentations plus over 250 of the leading electronics design suppliers.

  • 2007 44th ACM/IEEE Design Automation Conference (DAC)

    The Design Automation Conference (DAC) is the premier Electronic Design Automation (EDA) and silicon solution event. DAC features over 50 technical sessions covering the latest in design methodologies and EDA tool developments and an Exhibition and Demo Suite area with over 250 of the leading EDA, silicon and IP Providers.

  • 2006 43rd ACM/IEEE Design Automation Conference (DAC)

  • 2005 42nd ACM/IEEE Design Automation Conference (DAC)

  • 2004 41st ACM/IEEE Design Automation Conference (DAC)

  • 2003 40th ACM/IEEE Design Automation Conference (DAC)

  • 2002 39th ACM/IEEE Design Automation Conference (DAC)

  • 2001 38th ACM/IEEE Design Automation Conference (DAC)

  • 2000 37th ACM/IEEE Design Automation Conference (DAC)

  • 1999 36th ACM/IEEE Design Automation Conference (DAC)

  • 1998 35th ACM/IEEE Design Automation Conference (DAC)

  • 1997 34th ACM/IEEE Design Automation Conference (DAC)

  • 1996 33rd ACM/IEEE Design Automation Conference (DAC)


2020 IEEE 70th Electronic Components and Technology Conference (ECTC)

ECTC is the premier international conference sponsored by the IEEE Components, Packaging and Manufacturing Society. ECTC paper comprise a wide spectrum of topics, including 3D packaging, electronic components, materials, assembly, interconnections, device and system packaging, optoelectronics, reliability, and simulation.


GLOBECOM 2020 - 2020 IEEE Global Communications Conference

IEEE Global Communications Conference (GLOBECOM) is one of the IEEE Communications Society’s two flagship conferences dedicated to driving innovation in nearly every aspect of communications. Each year, more than 2,900 scientific researchers and their management submit proposals for program sessions to be held at the annual conference. After extensive peer review, the best of the proposals are selected for the conference program, which includes technical papers, tutorials, workshops and industry sessions designed specifically to advance technologies, systems and infrastructure that are continuing to reshape the world and provide all users with access to an unprecedented spectrum of high-speed, seamless and cost-effective global telecommunications services.


ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)

The ICASSP meeting is the world's largest and most comprehensive technical conference focused on signal processing and its applications. The conference will feature world-class speakers, tutorials, exhibits, and over 50 lecture and poster sessions.


IEEE INFOCOM 2020 - IEEE Conference on Computer Communications

IEEE INFOCOM solicits research papers describing significant and innovative researchcontributions to the field of computer and data communication networks. We invite submissionson a wide range of research topics, spanning both theoretical and systems research.


More Conferences

Periodicals related to System-level Design

Back to Top

Advanced Packaging, IEEE Transactions on

The IEEE Transactions on Advanced Packaging has its focus on the modeling, design, and analysis of advanced electronic, photonic, sensors, and MEMS packaging.


Aerospace and Electronic Systems Magazine, IEEE

The IEEE Aerospace and Electronic Systems Magazine publishes articles concerned with the various aspects of systems for space, air, ocean, or ground environments.


Antennas and Propagation, IEEE Transactions on

Experimental and theoretical advances in antennas including design and development, and in the propagation of electromagnetic waves including scattering, diffraction and interaction with continuous media; and applications pertinent to antennas and propagation, such as remote sensing, applied optics, and millimeter and submillimeter wave techniques.


Biomedical Circuits and Systems, IEEE Transactions on

The Transactions on Biomedical Circuits and Systems addresses areas at the crossroads of Circuits and Systems and Life Sciences. The main emphasis is on microelectronic issues in a wide range of applications found in life sciences, physical sciences and engineering. The primary goal of the journal is to bridge the unique scientific and technical activities of the Circuits and Systems ...


Communications, IEEE Transactions on

Telephone, telegraphy, facsimile, and point-to-point television, by electromagnetic propagation, including radio; wire; aerial, underground, coaxial, and submarine cables; waveguides, communication satellites, and lasers; in marine, aeronautical, space and fixed station services; repeaters, radio relaying, signal storage, and regeneration; telecommunication error detection and correction; multiplexing and carrier techniques; communication switching systems; data communications; and communication theory. In addition to the above, ...


More Periodicals

Most published Xplore authors for System-level Design

Back to Top

Xplore Articles related to System-level Design

Back to Top

Experiences with system level design for consumer ICs

Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No.98EX158), 1998

The continuing trend towards higher integration densities of ICs makes systems-on-a-chip possible. For well defined application domains "silicon platforms" must be defined which combine efficient implementations with programmability. Platforms are heterogeneous reconfigurable multiprocessor architectures supporting a variety of communication and computation models. As a consequence designers are facing a large architecture space with new possibilities for new architectures. To exploit ...


System level design as applied to CMU wearable computers

Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No.98EX158), 1998

The paper describes a system level design approach to the wearable computers project at the Carnegie Mellon University (CMU). The project is an unique example of a cross-disciplinary project, drawing students from mechanical engineering, electrical and computer engineering, computer science, and industrial design. The students learn about design theory and practice, participate in research, create and deliver wearable computer products ...


Timing issues in system-level design

Proceedings IEEE Computer Society Workshop on VLSI'98 System Level Design (Cat. No.98EX158), 1998

We present our view of the high-level timing issues in the design and validation of embedded real-time systems. We first define the derivation problem: the problem of deriving internal timing constraints from external timing constraints in an embedded real-time system. We then give a comprehensive classification of timing constraints, discuss the state of the art on high-level system modeling and ...


Work In Progress: Incorporating System-Level Design Tools into Digital Design and Capstone Courses

Proceedings. Frontiers in Education. 36th Annual Conference, 2006

This paper describes our ongoing effort to create a set of laboratory exercises and projects of varying complexities suitable for undergraduate, upper level digital design and capstone courses. The laboratory exercises incorporate system-level design tools and state-of-the-art FPGA boards. Specifically, this work shares the experience of using software tools such as Simulink, an assortment of Matlab toolboxes, Xilinx System Generator, ...


System Level Design of Complex Hardware Applications Using ImpulseC

2010 IEEE Computer Society Annual Symposium on VLSI, 2010

This paper presents an approach for the design of complex hardware applications using a system level design technique based on ImpulseC design language. ImpulseC is an industry standard language that offers a full design environment of mixed hardware/software systems. The goal of this paper is to evaluate the applicability of ImpulseC design environment for the design of the physical layer ...


More Xplore Articles

Educational Resources on System-level Design

Back to Top

IEEE-USA E-Books

  • Experiences with system level design for consumer ICs

    The continuing trend towards higher integration densities of ICs makes systems-on-a-chip possible. For well defined application domains "silicon platforms" must be defined which combine efficient implementations with programmability. Platforms are heterogeneous reconfigurable multiprocessor architectures supporting a variety of communication and computation models. As a consequence designers are facing a large architecture space with new possibilities for new architectures. To exploit these opportunities a better understanding of system level architectures is necessary. A first step in this direction is to learn from design exercises. Eventually this may lead towards a system level design method.

  • System level design as applied to CMU wearable computers

    The paper describes a system level design approach to the wearable computers project at the Carnegie Mellon University (CMU). The project is an unique example of a cross-disciplinary project, drawing students from mechanical engineering, electrical and computer engineering, computer science, and industrial design. The students learn about design theory and practice, participate in research, create and deliver wearable computer products to sponsors. Over the last five and half years that the course has been taught teams of undergraduate and graduate students have designed and fabricated fourteen new generations of wearable computers, using an evolving artifact- specific, multidisciplinary design methodology. Between the first and last generation, the electronic functionality has increased by a factor of three, the number of mechanical features has increased by a factor of 10, and the software complexity has increased by a factor of 25 while the total design effort measured in hours has increased by less than a factor of two.

  • Timing issues in system-level design

    We present our view of the high-level timing issues in the design and validation of embedded real-time systems. We first define the derivation problem: the problem of deriving internal timing constraints from external timing constraints in an embedded real-time system. We then give a comprehensive classification of timing constraints, discuss the state of the art on high-level system modeling and on the timing constraint derivation techniques. We finally give some pointers for future research.

  • Work In Progress: Incorporating System-Level Design Tools into Digital Design and Capstone Courses

    This paper describes our ongoing effort to create a set of laboratory exercises and projects of varying complexities suitable for undergraduate, upper level digital design and capstone courses. The laboratory exercises incorporate system-level design tools and state-of-the-art FPGA boards. Specifically, this work shares the experience of using software tools such as Simulink, an assortment of Matlab toolboxes, Xilinx System Generator, Xilinx Integrated System Environment (ISE) and mentor graphics FPGA design and verification tools, and an assortment of Xilinx-based FPGA boards to create cross-disciplinary laboratory exercises and capstone projects in the areas of digital design, computer architecture, and signal and image processing. The developed laboratory assignments allow students to experiment with alternative forms of design and implementation technologies. Evaluation and assessment tools are being developed to measure the impacts of these projects on student learning and to guide future modifications of these projects

  • System Level Design of Complex Hardware Applications Using ImpulseC

    This paper presents an approach for the design of complex hardware applications using a system level design technique based on ImpulseC design language. ImpulseC is an industry standard language that offers a full design environment of mixed hardware/software systems. The goal of this paper is to evaluate the applicability of ImpulseC design environment for the design of the physical layer of modern wireless communication protocols.

  • Work-in-Progress: On Leveraging Approximations for Exact System-level Design Space Exploration

    In order to find good design points for embedded systems, an efficient exploration of the design space is imperative. The ever-increasing complexity of embedded systems, however, results in a deterioration of the overall exploration performance. The DSE essentially consists of two parts: (1) the search for feasible solutions and (2) the evaluation of found feasible solutions. While the search has been massively improved by ASPmT-based strategies, the evaluation emerges as the main bottleneck. Tragically, evaluating bad solutions takes as much time as evaluating good ones. Hence, in this paper we study the utilization of approximations in the evaluation process integrated in an ASPmT-based DSE to identify bad solutions more quickly while still retaining the exact Pareto-front.

  • System Level Design Methodology for Hybrid Multi-Processor SoC on FPGA

    In this paper, we present a reconfigurable system on chip design framework that generates an architectural design along with binding and scheduling algorithm, specific to the input application in Kahn Process Network specification.The likelihood that tasks and communication channels may have many potential physical manifestations is explicitly recognised and embraced, to assist the design exploration process. The architectural design, binding and scheduling problems are formulated as a Integer Linear Programming problem, with physical constraints such as available logic resources, computation time and memory footprints to guide the design space exploration.

  • Software synthesis for system level design using process execution trees

    Software synthesis for system level design languages becomes feasible because the current technology, pricing and application trends will most likely alleviate the industrial emphasis on real-time operating systems minimisation. Automatic code generation also becomes necessary, because of increasing product complexity and decreasing design time. This paper discusses software synthesis for a realistic system level design language, to generate an executable model for implementation, simulation and verification purposes. A completely automatic mapping of both the architectural aspects and data objects is shown, including real-time garbage collection. Process execution trees (PETs) are introduced to schedule real-time, concurrent processes. This paper explains the functioning of these self-modifying data structures based on the operational semantics of POOSL (Parallel Object-Oriented Specification Language). Process execution trees are generally applicable to other process algebras as well (e.g. CCS, CSP, ACP), and follow quite naturally from the inference rules of these algebras.

  • Getting high-performance silicon from system-level design

    System-level design techniques promise a way to lessen the productivity gap between fabrication and design. Unfortunately, these techniques have been slow to catch on, in part because they do little to help designers optimize hardware. This paper presents a brief summary of three system-level design techniques. Platform-based design, SystemC, and Chip-in-a-day, in order to propose that more system-level abstraction of physical performance is needed to make these techniques more useful. An analysis of design-productivity for three chips designed with the Chip-in-a-Day flow is also presented.

  • System-Level Design Optimization Method for Electrical Drive Systems—Robust Approach

    A system-level design optimization method under the framework of a deterministic approach was presented for electrical drive systems in our previous work, in which not only motors but also the integrated control schemes were designed and optimized to achieve good steady and dynamic performances. However, there are many unavoidable uncertainties (noise factors) in the industrial manufacturing process, such as material characteristics and manufacturing precision. These will result in big fluctuations for the product's reliability and quality in mass production, which are not investigated in the deterministic approach. Therefore, a robust approach based on the technique of design for six sigma is presented for the system-level design optimization of drive systems to improve the reliability and quality of products in batch production in this work. Meanwhile, two system-level optimization frameworks are presented for the proposed method, namely, single-level (only at the system level) and multilevel frameworks. Finally, a drive system is investigated as an example, and detailed results are presented and discussed. It can be found that the reliability and quality levels of the investigated drive system have been greatly increased by using the proposed robust approach.



Standards related to System-level Design

Back to Top

IEEE Guide for Developing System Requirements Specifications

This guide will be used for developing a system requirements specification. A System is a set of interconnected elements constituted to achieve defined objectives by performing specified functions. Development includes the thought process involved in the collection, analysis, and organization of the requirements. This quide addresses conditions for incorporating coperational concepts and confiquration design requirements into the system specifications. It ...


IEEE Standard SystemC(R) Language Reference Manual

This standard defines SystemC®1 as an ANSI standard C++ class library for system and hardware design.


IEEE Standard VHDL Language Reference Manual

his standard revises and enhances the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164 -1993,1 IEEE Std 1076.2 -1996, and IEEE Std 1076.3-1997; and general language enhancements in the areas of design and verification of electronic systems.


Standard for Information Technology - Systems Design - Software Design Descriptions

This standard describes software designs and establishes the information content and organization of a software design description (SDD). An SDD is a representation of a software design to be used for recording design information and communicating that design information to key design stakeholders. This standard is intended for use in design situations in which an explicit software design description is ...