IEEE Organizations related to Memory Modules

Back to Top

No organizations are currently tagged "Memory Modules"



Conferences related to Memory Modules

Back to Top

2020 IEEE International Solid- State Circuits Conference - (ISSCC)

ISSCC is the foremost global forum for solid-state circuits and systems-on-a-chip. The Conference offers 5 days of technical papers and educational events related to integrated circuits, including analog, digital, data converters, memory, RF, communications, imagers, medical and MEMS ICs.


SoutheastCon 2020

SoutheastCon is the annual Region 3 conference that brings together engineering professionals, students, and volunteers for a weekend of technical presentations, meetings, student competitions, and volunteer education.

  • SOUTHEASTCON '96

  • SOUTHEASTCON '97

  • SOUTHEASTCON '98

  • SOUTHEASTCON '99

  • SOUTHEASTCON 2000

  • SOUTHEASTCON 2001

  • SOUTHEASTCON 2002

  • SOUTHEASTCON 2003

  • SOUTHEASTCON 2004

  • SOUTHEASTCON 2005

  • SOUTHEASTCON 2006

  • SOUTHEASTCON 2007

  • SOUTHEASTCON 2008

    SoutheastCon is the Southeastern USA Region of the IEEE's premier conference. It contains three main sections: a technical program, student competitions and regional meetings. SouthEastCon features technical papers, tutorials and exhibits.

  • SOUTHEASTCON 2009

    It is the annual IEEE Region 3 Technical, Professional, and Student Conference. As the premier conference for the IEEE Region 3, it brings together electrical, computer and other engineering and science professionals, faculty and students to share the latest information through technical sessions, tutorials and exhibits. The conference schedule includes: a technical program with seminars, tutorials, and workshops; exhibits; a student program with student competitions; and IEEE regional meetings.

  • SOUTHEASTCON 2010

    SoutheastCon 2010 is the Region 3 event which includes a student conference, a technical conference, and the Region 3 business meeting.

  • SOUTHEASTCON 2011

    IEEE SoutheastCon2011 is the annual IEEE Region 3 technical, professional, and student conference, invites conference refereed and non-refereed technical paper presentations and tutorials that advance the work and careers of conference attendees in the areas of interest for the conference.

  • SOUTHEASTCON 2012

    The annual IEEE SoutheastCon conferences promote all aspects of the theories and applications of the engineering disciplines. Sponsored by the IEEE Region 03, this event attracts researchers, professionals, and students from the Southeast region of the U.S and beyond. SoutheastCon 2012 will be held in Orlando, Florida.

  • IEEE SOUTHEASTCON 2013

    Region 3 Meeting, Technical papers, student competitions.

  • SOUTHEASTCON 2014

    Horizontal Technical Conference with all topics; students compete in multiple competions; Region 3 training meetings.

  • SoutheastCon 2015

    Horizontal Technical Conference with all topics; students compete in multiple competions; Region 3 training meetings.

  • SoutheastCon 2016

    Annual Region 3 Trifecta of Student competitions, Technical papers and volunteer training and administration.

  • SoutheastCon 2017

    Broad scope professional paper conference, region 3 annual meeting, region 3 annual student conference

  • SoutheastCon 2018

    SoutheastCon is a annual conference held in Region 3 and covers a Professional Track, Student Track and Regional Track.

  • SoutheastCon 2019

    The annual IEEE SoutheastCon conferences promote all aspects of theories and applications of engineering disciplines. Sponsored by the IEEE Region-3 and IEEE Huntsville Section, this event will attract researchers, professionals, and students from the Southeastern region of the U.S. SoutheastCon 2019 will feature tutorial sessions, workshops, Technical Programs, and student Hardware, Software, Ethics, Paper, Web competitions.

  • SoutheastCon 2021

    IEEE SoutheastCon is the annual IEEE Region 3 Student, Professional, and awards conference.


2020 19th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm)

The ITherm Conference series is the leading international venue for scientific and engineering exploration of thermal, thermomechanical, and emerging technology issues associated with electronic devices, packages, and systems.


2019 IEEE Custom Integrated Circuits Conference (CICC)

Conference with technical sessions, educational sessions, panel discussions and forums.


2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT)

Bring together researchers from architecture, compilers, applications and languages to present and discuss innovative research of common interest.



Periodicals related to Memory Modules

Back to Top

No periodicals are currently tagged "Memory Modules"


Most published Xplore authors for Memory Modules

Back to Top

Xplore Articles related to Memory Modules

Back to Top

Signal/Power Integrity Co-Simulation of DDR3 Memory Module

2018 IEEE International Conference on Computational Electromagnetics (ICCEM), 2018

In this paper, a simulation methodology considering signal integrity (SI) and power integrity (PI) from the chip, package, and board levels of a double- data-rate three (DDR3) memory module is presented. For SI issues, the chip- package-board simulation indicates how to improve eye diagram by eliminating non-ideal effects of the most crucial part of the channel. For PI issues, the ...


3D-MiM (MUST-in-MUST) Technology for Advanced System Integration

2019 IEEE 69th Electronic Components and Technology Conference (ECTC), 2019

An advanced 3D Multi-stack (MUST) system integration technology, 3D MUST-in- MUST (3D-MiM) fan out package, has been developed as next generation wafer- level fan-out package technology. 3D-MiM technology utilizes a more simplified architecture which eliminates BGAs between packages for system-level performance, power and form-factor (PPA) purpose. This technology also makes use of a modularized approach for both design and integration ...


Modular Imperfect Coverage

Dynamic System Reliability: Modeling and Analysis of Dynamic and Dependent Behaviors, None

A hierarchical system (HS) is a system whose underlying architecture can be characterized by multiple layers, with each layer housing different modules and/or components. In an HS, the failure behavior of an upper level often relies on the failure behavior of its lower level. This chapter introduces the model of representing the multilevel imperfect coverage behavior and methods of considering ...


An approach to LUT based multiplier for short word length DSP systems

2018 International Conference on Signals and Systems (ICSigSys), 2018

Short Word Length (SWL) DSP systems offer good performance as they process less data-typically up to three bits. Short Word Length systems may be designed using the FPGAs. FPGAs come with many built-in primitives like Look- up tables, Flip-flops, additional Carry logic, Memories and DSP elements. All these primitives give alternative approaches for FPGA based system design. This paper presents ...


Signal and power integrity analysis of DDR4 address bus of onboard memory module

2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), 2018

In this paper, a unique technical approach is presented to accurately analyze and optimize the address bus of an onboard DDR4 memory module by taking power plane induced noise and thermal effect simultaneously in the analysis. For high-speed digital designers, designing data channel in DDR4 memory is always challenging due to high data rates of 3.2GB/s per data signal at ...



Educational Resources on Memory Modules

Back to Top

IEEE.tv Videos

MicroApps: First-Pass Design Methodology for RF Modules (Agilent Technologies)
IMS 2012 Special Sessions: The Evolution of Some Key Active and Passive Microwave Components - N. J. Kolias
IMS MicroApps: Silicon Technology Solutions for Wireless Front End Modules
Patrizio Vinciarelli, Newell Award: APEC 2019
IMS 2014: LNA Modules for the WR4 (170-260 GHz) Frequency Range
From Edge To Core: Memory-Driven Hardware and Software Co-Design - IEEE Rebooting Computing Industry Summit 2017
Towards Logic-in-Memory circuits using 3D-integrated Nanomagnetic Logic - Fabrizio Riente: 2016 International Conference on Rebooting Computing
Improved Deep Neural Network Hardware Accelerators Based on Non-Volatile-Memory: the Local Gains Technique: IEEE Rebooting Computing 2017
Ted Berger: Far Futures Panel - Technologies for Increasing Human Memory - TTM 2018
IMS 2011 Microapps - Memory Effects in RF Circuits: Definition, Manifestations and Fast, Accurate Simulation
Fast solution of linear systems with RRAM - Zhong Sun - ICRC San Mateo, 2019
Impact of Linearity and Write Noise of Analog Resistive Memory: IEEE Rebooting Computing 2017
Non-Volatile Memory Array Based Quantization - Wen Ma - ICRC San Mateo, 2019
Array storing and retrieval
Shahriar Shahramian - RFIC Industry Showcase - IMS 2020
High-Bandwidth Memory Interface Design
Compressive Sensing Tutorial: A Game Changing Technology for Energy Efficient IoT Sensor Networks: WF-IoT 2016
IRDS: Lithography - Mark Neisser at INC 2019
Memory Centric Artificial Intelligence - Damien Querlioz at INC 2019
RNSnet: In-Memory Neural Network Acceleration Using Residue Number System - Sahand Salamat - ICRC 2018

IEEE-USA E-Books

  • Signal/Power Integrity Co-Simulation of DDR3 Memory Module

    In this paper, a simulation methodology considering signal integrity (SI) and power integrity (PI) from the chip, package, and board levels of a double- data-rate three (DDR3) memory module is presented. For SI issues, the chip- package-board simulation indicates how to improve eye diagram by eliminating non-ideal effects of the most crucial part of the channel. For PI issues, the SI/PI co-simulation is concerned with the power distribution network (PDN) and the distribution of decoupling capacitors (De-Caps). In addition, the optimized set of de-caps by simulation provides a cost-effect way to meet the desired target impedance for acceptable simultaneous switching noise (SSN) generated in PDN due to I/O switching. Finally, the co-simulation methodology can indicate SI/PI problems before IC tape-out and reduce circuit design cycle as well.

  • 3D-MiM (MUST-in-MUST) Technology for Advanced System Integration

    An advanced 3D Multi-stack (MUST) system integration technology, 3D MUST-in- MUST (3D-MiM) fan out package, has been developed as next generation wafer- level fan-out package technology. 3D-MiM technology utilizes a more simplified architecture which eliminates BGAs between packages for system-level performance, power and form-factor (PPA) purpose. This technology also makes use of a modularized approach for both design and integration flow to improve design flexibility and integration efficiency. Known-good pre-stacked memory cube and/or logic-memory cubes are fabricated by leveraging the established integrated fan-out technology platform (InFO) in tools, materials, design rules, and processes to shorten development cycle time and achieve cost effectiveness. Two 3D-MiM fan-out examples are presented in this paper. The first 3D-MiM package integrates a SoC with 16 memory chips in a 15x15 mm2 footprint with 0.5 mm package height (final BGA included) for mobile application. The other 3D-MiM package integrates 8 SoCs with 32 memory chips in a 43x28 mm2 footprint to mimic a system integration of multiple logic cores and multiple memory chips for HPC applications.

  • Modular Imperfect Coverage

    A hierarchical system (HS) is a system whose underlying architecture can be characterized by multiple layers, with each layer housing different modules and/or components. In an HS, the failure behavior of an upper level often relies on the failure behavior of its lower level. This chapter introduces the model of representing the multilevel imperfect coverage behavior and methods of considering the behavior in the reliability analysis of nonrepairable and repairable HSs. The modular imperfect coverage model (MIPCM) was first introduced to analyze effects of the multiple levels of uncovered failure (UF) modes for components in HSs. The MIPCM extends the traditional one‐level imperfect coverage model by consideringmultiple levels of UFs resulting from the layered recovery of HSs. Based on fault tree modeling, the hierarchical and separable methodology is presented for addressing effects of MIPCM in the reliability analysis of nonrepairableHSs and availability analysis of repairable HSs.

  • An approach to LUT based multiplier for short word length DSP systems

    Short Word Length (SWL) DSP systems offer good performance as they process less data-typically up to three bits. Short Word Length systems may be designed using the FPGAs. FPGAs come with many built-in primitives like Look- up tables, Flip-flops, additional Carry logic, Memories and DSP elements. All these primitives give alternative approaches for FPGA based system design. This paper presents a way to use the Look-up tables to design three bit (3×3) constant coefficient unsigned integral multiplier for Short Word Length DSP systems. Besides, the feasibility of using Block ram and DSP elements for Short Word Length DSP system (multiplier) is also carried out as an alternative implementation approach. Result suggests the proposed way be the better one when compared with other two implementations.

  • Signal and power integrity analysis of DDR4 address bus of onboard memory module

    In this paper, a unique technical approach is presented to accurately analyze and optimize the address bus of an onboard DDR4 memory module by taking power plane induced noise and thermal effect simultaneously in the analysis. For high-speed digital designers, designing data channel in DDR4 memory is always challenging due to high data rates of 3.2GB/s per data signal at a low-voltage of 1.2V. The design is simulated at 1.6 Gbps that is the highest DDR4 switching rate in a configuration containing four memory devices. It is important to catch SI and PI problems at an early stage in design that requires fast and accurate signal integrity analysis for address bus. To maximize eye opening, address bus interconnects impedance optimization is carried out. DDR4 power plane and address signals are analyzed using PI-SI solver that is based on full-wave electromagnetic simulation, then the transient simulation is performed on combined PI data of power plane and address bus. The coupling of simultaneous switching noise (SSN), power plane jitter and thermal effects on DDR4 address bus signals are accounted in power and thermal-aware signal integrity analysis using PIPro signal integrity solution.

  • A 20ns-write 45ns-read and 1014-cycle endurance memory module composed of 60nm crystalline oxide semiconductor transistors

    Development of LSI targeting artificial intelligence (AI) has accelerated, some chips have been used and are commercially available in a number of applications. LSI capable of performing arithmetic operation for deep learning, etc., at low power and high speed is crucial for achieving more sophisticated AI. Power consumption is increasing significantly owing particularly to the practical use of AI, and power reduction techniques are urgently necessary.

  • Efficient Write Scheme for Algorithm-Based Multi-Ported Memory

    This paper proposes REMAP+, a novel design that enables efficient write scheme for algorithmic multi-ported memory, and attains better performance with smaller area. REMAP+ applies the banking structure of memory design and implements the remap table with SRAM cells instead of costly registers. In the remap table, REMAP+ only keeps the most significant bit of write addresses to more efficiently utilize the space in the table. The hash write controller is simplified with the first fit algorithm to handle write conflict with shorter latency. REMAP+ is implemented in a pipeline scheme to further increase the processing throughput. For a 3W1R memory with 16K depth, REMAP+ has attained 22% shorter access latency and 31.3% smaller area when compared with the previous design.

  • On Energy Efficiency of Networks for Composable Datacentre Infrastructures

    This paper evaluates the optimal scale of datacentre (DC) resource disaggregation for composable DC infrastructures and investigates the impact of present day silicon photonics technologies on the energy efficiency of different composable DC infrastructures. We formulated a mixed integer linear programming (MILP) model to this end. Our results show that present day silicon photonics technologies enable better network energy efficiency for rack-scale composable DCs compared to pod-scale composable DCs despite reported similarities in CPU and memory resource power consumption.

  • Enabling Transparent Memory-Compression for Commodity Memory Systems

    Transparent Memory-Compression (TMC) allows the system to obtain the bandwidth benefits of memory compression in an OS-transparent manner. Unfortunately, prior designs for TMC (MemZip) rely on using non-commodity memory modules, which can limit their adoption. We show that TMC can be implemented with commodity memories by storing multiple compressed lines in a single memory location and retrieving all these lines in a single memory access, thereby increasing the effective memory bandwidth. TMC requires metadata to specify the compressibility and location of the line. Unfortunately, even with dedicated metadata caches, maintaining and accessing this metadata incurs significant bandwidth overheads and causes slowdown. Our goal is to enable TMC for commodity memories by eliminating the bandwidth overheads of metadata accesses. This paper proposes PTMC (Practical and Transparent Memory- Compression), a simple design for obtaining bandwidth benefits of memory compression while relying only on commodity (nonECC) memory modules and avoiding any OS support. Our design uses a novel inline-metadata mechanism, whereby the compressibility of the line can be determined by scanning the line for a special marker word, eliminating the overheads of metadata access. We also develop a low-cost Line Location Predictor (LLP) that can determine the location of the line with 98% accuracy and a dynamic solution that disables compression if the benefits of compression are smaller than the overheads. Our evaluations show that PTMC provides a speedup of up to 73%, is robust (no slowdown for any workload), and can be implemented with a total storage overhead of less than 300 bytes.

  • PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition

    PASM, a large-scale multimicroprocessor system being designed at Purdue University for image processing and pattern recognition, is described. This system can be dynamically reconfigured to operate as one or more independent SIMD and/or MIMD machines. PASM consists of a parallel computation unit, which contains N processors, N memories, and an interconnection network; Q microcontrollers, each of which controls N/Q processors; N/Q parallel secondary storage devices; a distributed memory management system; and a system control unit, to coordinate the other system components. Possible values for N and Q are 1024 and 16, respectively. The control schemes and memory management in PASM are explored. Examples of how PASM can be used to perform image processing tasks are given.



Standards related to Memory Modules

Back to Top

No standards are currently tagged "Memory Modules"