Conferences related to Demultiplexing

Back to Top

No conferences are currently tagged "Demultiplexing"


Periodicals related to Demultiplexing

Back to Top

Lightwave Technology, Journal of

All aspects of optical guided-wave science, technology, and engineering in the areas of fiber and cable technologies; active and passive guided-wave componentry (light sources, detectors, repeaters, switches, fiber sensors, etc.); integrated optics and optoelectronics; systems and subsystems; new applications; and unique field trials.


Photonics Technology Letters, IEEE

Rapid publication of original research relevant to photonics technology. This expanding field emphasizes laser and electro-optic technology, laser physics and systems, applications, and photonic/ lightwave components and applications. The journal offers short, archival publication with minimal delay.



Most published Xplore authors for Demultiplexing

Back to Top

Xplore Articles related to Demultiplexing

Back to Top

Base rate electrical clock recovery and demultiplexing of 40 Gb/s OTDM signals with injection locked Fabry-Perot laser and electronic feedback

M. Attygalle; Yang Jing Wen (CLEO). Conference on Lasers and Electro-Optics, 2005., 2005

We demonstrate stable base rate electrical clock recovery at 10 GHz from 40 Gb/s OTDM data streams using an injection locked Fabry-Perot laser diode with electronic feedback and show 40 to 10 Gb/s demultiplexing after fiber transmission using the recovered clock


Simultaneous Clock Enhancing and Demultiplexing for 160-Gb/s OTDM Signal Using Two Bidirectionally Operated Electroabsorption Modulators

Nan Jia; TangJun Li; KangPing Zhong; Jian Sun; MuGuang Wang; Jing Li IEEE Photonics Technology Letters, 2011

We demonstrate a technique for performing optical time-division simultaneous clock enhancing and demultiplexing using two bidirectionally operated electroabsorption modulators (EAMs). The performance of the proposed setup is verified experimentally in a 160-Gb/s 100-km transmission system. The 10-GHz clock component is enhanced before launching into the clock recovery module. The recovered 10-GHz clock signal is featured with low timing jitter ( ...


Comparison of interferometric all-optical switches for demultiplexing applications in high-speed OTDM systems

C. Schubert; J. Berger; S. Diez; H. J. Ehrke; R. Ludwig; U. Feiste; C. Schmidt; H. G. Weber; G. Toptchiyski; S. Randel; K. Petermann Journal of Lightwave Technology, 2002

We have investigated three interferometric all-optical switches based on cross-phase modulation (XPM) in semiconductor optical amplifiers (SOAs), the semiconductor laser amplifier in a loop mirror (SLALOM) switch, the Mach- Zehnder interferometer (MZI) switch, and the ultrafast nonlinear interferometer (UNI) switch. Switching windows with different widths are measured under similar conditions for all three switching configurations. We introduce the integrated contrast ...


RZ-interleaving in 100-Gb/s polarization multiplexed DQPSK for PMD and PDL-affected metro networks

Maddalena Ferrario; Pierpaolo Boffi; Lucia Marazzi; Paolo Martelli; Paola Parolari; Mario Martinelli 36th European Conference and Exhibition on Optical Communication, 2010

RZ-interleaving proves an effective technique to cope with PMD and PDL issues in 100-Gb/s POLMUX RZ-DQPSK direct detection systems when PDL combines with moderate PMD, as in metro-regional networks. A comparison with RZ-time overlapping is also discussed.


A terahertz optical asymmetric demultiplexer (TOAD)

J. P. Sokoloff; P. R. Prucnal; I. Glesk; M. Kane IEEE Photonics Technology Letters, 1993

A device capable of demultiplexing Tb/s pulse trains that requires less than 1 pJ of switching energy and can be integrated on a chip is presented. The device consists of an optical nonlinear element asymmetrically placed in a short fiber loop. Its switching time is determined by the off-center position of the nonlinear element within the loop, and therefore it ...


More Xplore Articles

Educational Resources on Demultiplexing

Back to Top

eLearning

Base rate electrical clock recovery and demultiplexing of 40 Gb/s OTDM signals with injection locked Fabry-Perot laser and electronic feedback

M. Attygalle; Yang Jing Wen (CLEO). Conference on Lasers and Electro-Optics, 2005., 2005

We demonstrate stable base rate electrical clock recovery at 10 GHz from 40 Gb/s OTDM data streams using an injection locked Fabry-Perot laser diode with electronic feedback and show 40 to 10 Gb/s demultiplexing after fiber transmission using the recovered clock


Simultaneous Clock Enhancing and Demultiplexing for 160-Gb/s OTDM Signal Using Two Bidirectionally Operated Electroabsorption Modulators

Nan Jia; TangJun Li; KangPing Zhong; Jian Sun; MuGuang Wang; Jing Li IEEE Photonics Technology Letters, 2011

We demonstrate a technique for performing optical time-division simultaneous clock enhancing and demultiplexing using two bidirectionally operated electroabsorption modulators (EAMs). The performance of the proposed setup is verified experimentally in a 160-Gb/s 100-km transmission system. The 10-GHz clock component is enhanced before launching into the clock recovery module. The recovered 10-GHz clock signal is featured with low timing jitter ( ...


Comparison of interferometric all-optical switches for demultiplexing applications in high-speed OTDM systems

C. Schubert; J. Berger; S. Diez; H. J. Ehrke; R. Ludwig; U. Feiste; C. Schmidt; H. G. Weber; G. Toptchiyski; S. Randel; K. Petermann Journal of Lightwave Technology, 2002

We have investigated three interferometric all-optical switches based on cross-phase modulation (XPM) in semiconductor optical amplifiers (SOAs), the semiconductor laser amplifier in a loop mirror (SLALOM) switch, the Mach- Zehnder interferometer (MZI) switch, and the ultrafast nonlinear interferometer (UNI) switch. Switching windows with different widths are measured under similar conditions for all three switching configurations. We introduce the integrated contrast ...


RZ-interleaving in 100-Gb/s polarization multiplexed DQPSK for PMD and PDL-affected metro networks

Maddalena Ferrario; Pierpaolo Boffi; Lucia Marazzi; Paolo Martelli; Paola Parolari; Mario Martinelli 36th European Conference and Exhibition on Optical Communication, 2010

RZ-interleaving proves an effective technique to cope with PMD and PDL issues in 100-Gb/s POLMUX RZ-DQPSK direct detection systems when PDL combines with moderate PMD, as in metro-regional networks. A comparison with RZ-time overlapping is also discussed.


A terahertz optical asymmetric demultiplexer (TOAD)

J. P. Sokoloff; P. R. Prucnal; I. Glesk; M. Kane IEEE Photonics Technology Letters, 1993

A device capable of demultiplexing Tb/s pulse trains that requires less than 1 pJ of switching energy and can be integrated on a chip is presented. The device consists of an optical nonlinear element asymmetrically placed in a short fiber loop. Its switching time is determined by the off-center position of the nonlinear element within the loop, and therefore it ...


More eLearning Resources

IEEE.tv Videos

No IEEE.tv Videos are currently tagged "Demultiplexing"

IEEE-USA E-Books

  • A Monolithic 480 Mb/s Parallel AGC/Decision/ClockRecovery Circuit in 1.2m CMOS

    A parallel architecture for high-data-rate AGC/decision/clock-recovery circuit, recovering digital NRZ data in optical-fiber receivers, is described. Improvement over traditional architecture in throughput is achieved through the use of parallel signal paths. An experimental prototype, fabricated in a 1.2-µm double-poly double-metal n-well CMOS process, achieves a maximum bit rate of 480 Mb/s. The chip contains variable gain amplifiers, clock recovery, and demultiplexing circuits. It yields a HER of 10- 11 with an 18 mV p-p differential input signal. The power consumption is 900 mW from a single 5 V supply.

  • A 10Gb/s CMOS Clock and Data Recovery Circuit with a HalfRate Linear Phase Detector

    A 10-Gb/s phase-locked clock and data recovery circuit incorporates an interpolating voltage-controlled oscillator and a half-rate phase detector. The phase detector provides a linear characteristic while retiming and demultiplexing the data with no systematic phase offset. Fabricated in a 0.18-µm CMOS technology in an area of 1.1 x 0.9 mm2, the circuit exhibits an RMS jitter of 1 ps, a peak-to-peak jitter of 14.5 ps in the recovered clock, and a bit-error rate of 1.28 x 10-6, with random data input of length 223 - 1. The power dissipation is 72 mW from a 2.5-V supply.



Standards related to Demultiplexing

Back to Top

No standards are currently tagged "Demultiplexing"


Jobs related to Demultiplexing

Back to Top