Comparators

View this topic in


Conferences related to Comparators

Back to Top

2012 International Symposium on Communications and Information Technologies (ISCIT)

Visit website

The conference covers the areas of communication systems (communication theory\, antennas\, mobile communications\, cognitive radio\, ad-hoc and sensor networks\, network protocols)\, signal processing (audio and video signal processing)\, VLSI\, circuits and systems (analog and mixed signal processing) and computer and information technologies) networks.



Xplore Articles related to Comparators

Back to Top
  • High fan-in dynamic CMOS comparators with low transistor count

    Chua-Chin Wang; Po-Ming Lee; Chi-Feng Wu; Hsin-Long Wu Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, 2003

    In this work, we propose several high fan-in dynamic CMOS comparators with low transistor count, high speed and low power. Major features of the proposed comparators are the rearrangement and reordering of transistors in the evaluation block of a dynamic cell. These comparators can be used as equality comparators, mutual comparators and zero/one detectors, which are widely used in built ...

  • Energy efficient comparators for superscalar datapaths

    Ponomarev, D.V.; Kucuk, G.; Ergin, O.; Ghose, K. Computers, IEEE Transactions on, 2004

    Modern superscalar datapaths use aggressive execution reordering to exploit instruction-level parallelism. Comparators, either explicit or embedded into content-addressable logic, are used extensively throughout such designs to implement several key out-of-order execution mechanisms and support the memory hierarchy. The traditional comparator designs dissipate energy on a mismatch in any bit position. As mismatches occur with a much higher frequency than matches ...

  • Power efficient comparators for long arguments in superscalar processors

    Ponomarev, D.; Kucuk, G.; Ergin, O.; Ghose, K. Low Power Electronics and Design, 2003. ISLPED '03. Proceedings of the 2003 International Symposium on, 2003

    Traditional pulldown comparators that are used to implement associative addressing logic in superscalar microprocessors dissipate energy on a mismatch in any bit position in the comparands. As mismatches occur much more frequently than matches in many situations, such circuits are extremely energy-inefficient. In recognition of this inefficiency, a series of dissipate-on-match comparator designs have been proposed to address the power ...

  • Flash ADC Comparators and Techniques for Their Evaluation

    Inamdar, A.; Sahu, A.; Jie Ren; Dayalu, A.; Gupta, D. Applied Superconductivity, IEEE Transactions on, 2013

    We have designed three flavors of a periodic comparator to minimize its phase-dependent nonlinearities. One flavor uses a differential “quasi-one-junction” SQUID (DQOS) quantizer with a low-inductance clocking scheme. The second flavor uses a differential SQUID wheel quantizer, and the third flavor uses a symmetric differential SQUID wheel quantizer with time-interleaved clocks. We also describe a different common mode biasing scheme ...

  • Parity sensitive comparators

    Fabregat, G.; Marti, J.V.; Leon, G. Dependable Computing, 1999. Proceedings. 1999 Pacific Rim International Symposium on, 1999

    Parity sensitive comparators are a new type of comparators designed to take advantage of the parity information present in most buses. Instead of simply comparing the signals carried by the buses, parity information is used to select the probably correct output in case of mismatch, thus avoiding an important percentage of errors to stop system functioning. These devices verify parity ...

More Xplore Articles


Educational Resources on Comparators

Back to Top

No education resources are currently tagged "Comparators"


Standards related to Comparators

Back to Top

No standards are currently tagged "Comparators"


Periodicals related to Comparators

Back to Top
  • Circuits and Systems I: Regular Papers, IEEE Transactions on

    Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.

  • Computers, IEEE Transactions on

    Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...

  • Signal Processing, IEEE Transactions on

    The technology of transmission, recording, reproduction, processing, and measurement of speech; other audio-frequency waves and other signals by digital, electronic, electrical, acoustic, mechanical, and optical means; the components and systems to accomplish these and related aims; and the environmental, psychological, and physiological factors of thesetechnologies.