CMOS

View this topic in
Complementary metal–oxide–semiconductor (CMOS) is a technology for constructing integrated circuits. (Wikipedia.org)






Conferences related to CMOS

Back to Top

2018 IEEE Symposium on VLSI Technology

New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2020 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2016 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2014 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2012 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2011 Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2010 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2009 IEEE Symposium on VLSI Technology

    - New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D-system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices

  • 2008 IEEE Symposium on VLSI Technology

  • 2007 IEEE Symposium on VLSI Technology

  • 2006 IEEE Symposium on VLSI Technology


2017 IEEE International Electron Devices Meeting (IEDM)

the IEEE/IEDM has been the world's main forum for reporting breakthroughs in technology, design, manufacturing, physics and the modeling of semiconductors and other electronic devices. Topics range from deep submicron CMOS transistors and memories to novel displays and imagers, from compound semiconductor materials to nanotechnology devices and architectures, from micromachined devices to smart -power technologies, etc.

  • 2021 IEEE International Electron Devices Meeting (IEDM)

    the IEEE/IEDM has been the world's main forum for reporting breakthroughs in technology, design, manufacturing, physics and the modeling of semiconductors and other electronic devices. Topics range from deep submicron CMOS transistors and memories to novel displays and imagers, from compound semiconductor materials to nanotechnology devices and architectures, from micromachined devices to smart -power technologies, etc.

  • 2019 IEEE International Electron Devices Meeting (IEDM)

    the IEEE/IEDM has been the world's main forum for reporting breakthroughs in technology, design, manufacturing, physics and the modeling of semiconductors and other electronic devices. Topics range from deep submicron CMOS transistors and memories to novel displays and imagers, from compound semiconductor materials to nanotechnology devices and architectures, from micromachined devices to smart -power technologies, etc.

  • 2015 IEEE International Electron Devices Meeting (IEDM)

    the IEEE/IEDM has been the world's main forum for reporting breakthroughs in technology, design, manufacturing, physics and the modeling of semiconductors and other electronic devices. Topics range from deep submicron CMOS transistors and memories to novel displays and imagers, from compound semiconductor materials to nanotechnology devices and architectures, from micromachined devices to smart-power technologies, etc.

  • 2014 IEEE International Electron Devices Meeting (IEDM)

    IEDM is the world s pre-eminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the flagship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for power and energy harvesting, high-speed devices, as well as process technology and device modeling and simulation.

  • 2013 IEEE International Electron Devices Meeting (IEDM)

    IEDM is the world s pre-eminent forum for reporting technological breakthroughs in the areas of semiconductor and electronic device technology, design, manufacturing, physics, and modeling. IEDM is the flagship conference for nanometer-scale CMOS transistor technology, advanced memory, displays, sensors, MEMS devices, novel quantum and nano-scale devices and phenomenology, optoelectronics, devices for power and energy harvesting, high-speed devices, as well as process technology and device modeling and simulation.

  • 2012 IEEE International Electron Devices Meeting (IEDM)

  • 2011 IEEE International Electron Devices Meeting (IEDM)

    CMOS Devices Technology, Characterization, Reliability and Yield, Displays, sensors and displays, memory technology, modeling and simulation, process technology, solid state and nanoelectronic devices.

  • 2010 IEEE International Electron Devices Meeting (IEDM)

  • 2009 IEEE International Electron Devices Meeting (IEDM)

    CMOS Devices Technology, Characterization, REliability and Yield, Displays, sensors and displays, memory technology, modeling and simulation, process technology, solid state and nanoelectronic devices

  • 2008 IEEE International Electron Devices Meeting (IEDM)

    Over the last 53 years, the IEEE/IEDM has been the world's main forum for reporting breakthroughs in technology, design, manufacturing, physics and the modeling of semiconductors and other electronic devices. Topics range from deep submicron CMOS transistors and memories to novel displays and imagers, from compound semiconductor materials to nanotechnology devices and architectures, from micromachined devices to smart-power technologies, etc.

  • 2007 IEEE International Electron Devices Meeting (IEDM)

  • 2006 IEEE International Electron Devices Meeting (IEDM)


2014 IEEE 12th International Conference on Solid -State and Integrated Circuit Technology (ICSICT)

Process & Device Technologies1. Channel Engineering2. High-k/Metal gate Technology3. Advanced Source/Drain Technology4. Interconnect Technology5. Advanced 3D Integration6. Novel Process Technologies7. Ultra-Thin Body Transistors and Device Variability8. Advanced High-k Metal Gate SoC and High Performance CMOS Platforms 9. CMOS Performance Enhancing and Novel Devices 10. Advanced FinFETs and Nanowire FETs11. CNT, MTJ Devices and Nanowire Photodiodes12. Low- Power and Steep Slope Switching Devices13. Graphene Devices14. Advanced Technologies for Ge MOSFETs15. Organic semiconductor devices and technologies16. Compound semiconductor devices and Technology 17. Ultra High Speed Transistors, HEMT/HBT etc. 18. Advanced Power Devices and Reliability19. Flash Memory20. IT Magnetic RAM21. Resistive RAMs22. Phase Change Memory23. 3-Dimensional Memory24. MEMS Technology25. Thin Film Transistors26. Biosensors27. PV and Energy Harvesting28. Front End of Line (FEOL) R

  • 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

    Silicon IC, Silicon/germanium devices , Interconnect , Low K and High Kdielectric , Advance Memories , nano -electronics, Organic and Compound semiconductor devices ,sensors and MEMS, Semiconductor material erization, Reliability , Modeling and simulation,Packaging and testing , Digital, Analog, Mixed Signal IC and SOC design technology,Low -power, RF devices & circuits, ICCAD

  • 2010 IEEE 10th International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

    Silicon IC, Silicon/germanium devices , Interconnect , Low K and High K dielectric , Advance Memories , nano-electronics, Organic and Compound semiconductor devices , sensors and MEMS, Semiconductor material characterization, Reliability , Modeling and simulation, Packaging and testing , Digital, Analog, Mixed Signal IC and SOC design technology,Low-power, RF devices & circuits, IC CAD .


2013 IEEE International Symposium on Low Power Electronics and Design (ISLPED)

technology, architecture, circuits, tools, systems, software and applications


2013 26th International Conference on VLSI Design: concurrently with the 12th International Conference on Embedded Systems

The conference is a forum for researchers and designers to present and discuss various aspects of VLSI design, electronic design automation (EDA), embedded systems, and enabling technologies. It covers the entire spectrum of activities in the two vital areas of very large scale integration (VLSI) and embedded systems, which underpin the semiconductor industry.


More Conferences

Periodicals related to CMOS

Back to Top

Applied Superconductivity, IEEE Transactions on

Contains articles on the applications and other relevant technology. Electronic applications include analog and digital circuits employing thin films and active devices such as Josephson junctions. Power applications include magnet design as well asmotors, generators, and power transmission


Consumer Electronics, IEEE Transactions on

The design and manufacture of consumer electronics products, components, and related activities, particularly those used for entertainment, leisure, and educational purposes


Display Technology, Journal of

This publication covers the theory, design, fabrication, manufacturing and application of information displays and aspects of display technology that emphasize the progress in device engineering, device design, materials, electronics, physics and reliabilityaspects of displays and the application of displays.


Electron Device Letters, IEEE

Publishes original and significant contributions relating to the theory, design, performance and reliability of electron devices, including optoelectronic devices, nanoscale devices, solid-state devices, integrated electronic devices, energy sources, power devices, displays, sensors, electro-mechanical devices, quantum devices and electron tubes.


Electron Devices, IEEE Transactions on

Publishes original and significant contributions relating to the theory, design, performance and reliability of electron devices, including optoelectronics devices, nanoscale devices, solid-state devices, integrated electronic devices, energy sources, power devices, displays, sensors, electro-mechanical devices, quantum devices and electron tubes.


More Periodicals


Xplore Articles related to CMOS

Back to Top

Programmable switched-current wave analog filters

A. Yufera; A. Rueda; J. L. Huertas IEEE Journal of Solid-State Circuits, 1994

This paper presents a methodology to realize programmable switched-current filters. A universal wave filter structure is built based on a low-pass (LP) to band-pass (BP) frequency transformation in the z-domain that allows obtaining different filtering functions from a single low-pass reference filter without altering the global circuit topology. Two different parameters, modified by changing the gain of current mirrors, independently ...


Reduction of "dark gate" defects in replacement-metal-gate process and middle-of-line contacts for advanced planar CMOS and FinFET technology

Wen Pin Peng; Min-hwa Chi; Yang Zhang; Garo Derderian; Jeremy Wahl; Yue Hu; Yajiang Liu; Haiting Wang; John Lemon; Tao Wang; Jiwang Mao; Shi You 2016 China Semiconductor Technology International Conference (CSTIC), 2016

We systematically analyzed that the "dark gate" defects were detected by bright field inspection and e-beam as one of the top yield limiters (i.e. the defects of gate-to-contact shorts/leakage) and correlated to physical failure modes in multiple steps through RMG and MOL process steps. A few effective/novel solutions in process steps are successfully demonstrated with planar CMOS technology, and are ...


A High Performance Digital Convergence And Focus System For Projection TV

A. Buttar; D. Jobling; A. Rusznyak; G. Gieim; F. Heizrnann IEEE 1992 International Conference on Consumer Electronics Digest of Technical Papers, 1992

First Page of the Article ![](/xploreAssets/images/absImages/00697287.png)


Application performance of elements in a floating-gate FPAA

T. S. Hall; C. M. Twigg; P. Hasler; D. V. Anderson 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), 2004

Field-programmable analog arrays (FPAAs) provide a method for rapidly prototyping analog systems. Currently available commercial and academic FPAAs are typically based on operational amplifiers (or other similar analog primitives) with only a few computational elements per chip. While their specific architectures vary, their small sizes and often restrictive interconnect designs leave current FPAAs limited in functionality, flexibility, and usefulness. In ...


A radial basis function neural network with on-chip learning

Chin Park; K. Buckmann; J. Diamond; U. Santoni; Siang-Chun The; M. Holler; M. Glier; C. L. Scofield; L. Nunez Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan), 1993

A radial basis function neural network is implemented in a 0.8 μm Flash EPROM CMOS technology. The RBF network is used to estimate probability density functions for the purpose of pattern recognition. At 40 MHz this 3.7 M transistor chip performs 20 billion 5 b integer subtract and accumulate operations/s and 160 MFLOPS.


More Xplore Articles

Educational Resources on CMOS

Back to Top

eLearning

Programmable switched-current wave analog filters

A. Yufera; A. Rueda; J. L. Huertas IEEE Journal of Solid-State Circuits, 1994

This paper presents a methodology to realize programmable switched-current filters. A universal wave filter structure is built based on a low-pass (LP) to band-pass (BP) frequency transformation in the z-domain that allows obtaining different filtering functions from a single low-pass reference filter without altering the global circuit topology. Two different parameters, modified by changing the gain of current mirrors, independently ...


Reduction of "dark gate" defects in replacement-metal-gate process and middle-of-line contacts for advanced planar CMOS and FinFET technology

Wen Pin Peng; Min-hwa Chi; Yang Zhang; Garo Derderian; Jeremy Wahl; Yue Hu; Yajiang Liu; Haiting Wang; John Lemon; Tao Wang; Jiwang Mao; Shi You 2016 China Semiconductor Technology International Conference (CSTIC), 2016

We systematically analyzed that the "dark gate" defects were detected by bright field inspection and e-beam as one of the top yield limiters (i.e. the defects of gate-to-contact shorts/leakage) and correlated to physical failure modes in multiple steps through RMG and MOL process steps. A few effective/novel solutions in process steps are successfully demonstrated with planar CMOS technology, and are ...


A High Performance Digital Convergence And Focus System For Projection TV

A. Buttar; D. Jobling; A. Rusznyak; G. Gieim; F. Heizrnann IEEE 1992 International Conference on Consumer Electronics Digest of Technical Papers, 1992

First Page of the Article ![](/xploreAssets/images/absImages/00697287.png)


Application performance of elements in a floating-gate FPAA

T. S. Hall; C. M. Twigg; P. Hasler; D. V. Anderson 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), 2004

Field-programmable analog arrays (FPAAs) provide a method for rapidly prototyping analog systems. Currently available commercial and academic FPAAs are typically based on operational amplifiers (or other similar analog primitives) with only a few computational elements per chip. While their specific architectures vary, their small sizes and often restrictive interconnect designs leave current FPAAs limited in functionality, flexibility, and usefulness. In ...


A radial basis function neural network with on-chip learning

Chin Park; K. Buckmann; J. Diamond; U. Santoni; Siang-Chun The; M. Holler; M. Glier; C. L. Scofield; L. Nunez Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan), 1993

A radial basis function neural network is implemented in a 0.8 μm Flash EPROM CMOS technology. The RBF network is used to estimate probability density functions for the purpose of pattern recognition. At 40 MHz this 3.7 M transistor chip performs 20 billion 5 b integer subtract and accumulate operations/s and 160 MFLOPS.


More eLearning Resources

IEEE.tv Videos

Single Die Broadband CMOS Power Amplifier and Tracker with 37% Overall Efficiency for TDD/FDD LTE Applications: RFIC Industry Forum
Analysis and Implementation of Quick-Start Pulse Generator by CMOS Flipped on Quartz Substrate: RFIC Interactive Forum
A 20dBm Configurable Linear CMOS RF Power Amplifier for Multi-Standard Transmitters: RFIC Industry Showcase
An Ultra-Wideband Low-Power ADPLL Chirp Synthesizer with Adaptive Loop Bandwidth in 65nm CMOS: RFIC Interactive Forum
A Low Power High Performance PLL with Temperature Compensated VCO in 65nm CMOS: RFIC Interactive Forum
A Direct-Conversion Receiver for Multi-Carrier 3G/4G Small-Cell Base Stations in 65nm CMOS: RFIC Industry Showcase
Multi-Standard 5Gbps to 28.2Gbps Adaptive, Single Voltage SerDes Transceiver with Analog FIR and 2-Tap Unrolled DFE in 28nm CMOS: RFIC Interactive Forum 2017
R. Jacob Baker: CMOS & DRAM Circuit Design
A 28GHz CMOS Direct Conversion Transceiver with Packaged Antenna Arrays for 5G Cellular Systems: RFIC Industry Showcase 2017
A Ka-Band 4-Ch Bi-Directional CMOS T/R Chipset for 5G Beamforming System: RFIC Interactive Forum 2017
A High-Efficiency Linear Power Amplifier for 28GHz Mobile Communications in 40nm CMOS: RFIC Interactive Forum 2017
A 73GHz PA for 5G Phased Arrays in 14nm FinFET CMOS: RFIC Industry Showcase 2017
A 60GHz Packaged Switched Beam 32nm CMOS TRX with Broad Spatial Coverage, 17.1dBm Peak EIRP, 6.1dB NF at <250mW: RFIC Industry Showcase
A 32GHz 20dBm-PSAT Transformer-Based Doherty Power Amplifier for MultiGb/s 5G Applications in 28nm Bulk CMOS: RFIC Interactive Forum 2017
A Direct-Conversion Transmitter for Small-Cell Cellular Base Stations with Integrated Digital Predistortion in 65nm CMOS: RFIC Industry Showcase
Brooklyn 5G - 2015 - Ali M. Niknejad - Going the Distance with CMOS: mm-Waves and Beyond
A 30-MHz-to-3-GHz CMOS Array Receiver with Frequency and Spatial Interference Filtering for Adaptive Antenna Systems: RFIC Industry Showcase
The Evolution and Future of RF Silicon Technologies for THz Applications
A Precision 140MHz Relaxation Oscillator in 40nm CMOS with 28ppm/C Frequency Stability for Automotive SoC Applications: RFIC Interactive Forum 2017
95uW 802.11g/n compliant fully-integrated wake-up receiver with -72dBm sensitivity in 14nm FinFET CMOS: RFIC Industry Showcase 2017

IEEE-USA E-Books

  • A DualChannel VoiceBand PCM Codec Using ¿¿ Modulation Technique

    A dual-channel sigma-delta (¿¿) voice-band codec meeting AT&T/CCITT specifications is described. Its digital signal processing section has a bit- slice architecture which can be expanded to accommodate higher bit resolution. The active area per channel is 13 mml in a 1.5-¿m CMOS process. It has one power supply only and the maximum power dissipation is 90 mW per channel. The crosstalk between channels is less than -71 dB.

  • Technology Issues

    This book covers the design of next generation microprocessors in deep submicron CMOS technologies. The chapters in Design of High Performance Microprocessor Circuits were written by some of the world's leading technologists, designers, and researchers. All levels of system abstraction are covered, but the emphasis rests squarely on circuit design. Examples are drawn from processors designed at AMD, Digital/Compaq, IBM, Intel, MIPS, Mitsubishi, and Motorola. Each topic of this invaluable reference stands alone so the chapters can be read in any order. The following topics are covered in depth: Architectural constraints of CMOS VLSI design Technology scaling, low-power devices, SOI, and process variations Contemporary design styles including a survey of logic families, robust dynamic circuits, asynchronous logic, self-timed pipelines, and fast arithmetic units Latches, clocks and clock distribution, phase-locked and delay-locked loops Register file, cache memory, and embedded DRAM design High-speed signaling techniques and I/O design ESD, electromigration, and hot-carrier reliability CAD tools, including timing verification and the analysis of power distribution schemes Test and testability Design of High-Performance Microprocessor Circuits assumes a basic knowledge of digital circuit design and device operation, and covers a broad range of circuit styles and VLSI design techniques. Packed with practical know-how, it is an indispensable reference for practicing circuit designers, architects, system designers, CAD tool developers, process technologists, and researchers. It is also an essential text for VLSI design courses.

  • Active GHz Clock Network Using Distributed PLLs

    A novel clock network composed of multiple synchronized phase-locked loops is analyzed, implemented, and tested. Undesirable large-signal stable (mode- locked) states dictate the transfer characteristic of the phase detectors; a matrix formulation of the linearized system allows direct calculation of system poles for any desired oscillator configuration. A 16-oscillator 1.3-GHz distributed clock network in 0.35-µm CMOS is presented here.

  • CMOS Scaling and Issues in Sub0.25 m Systems

    This chapter contains sections titled: MOSFET Scaling Theory CMOS Scaling Issues below 0.25 ?>m Interconnect RC Delay Low-Temperature CMOS This chapter contains sections titled: References

  • On the Use of Modulo Arithmetic Comb Filters in Sigma Delta Modulators

    A novel architecture of one stage Comb decimation filters for Sigma Delta Modulators is described. It performs the decimation of a 1 bit oversampled modulator output to an arbitrary lower output frequency. The use of modulo arithmetic throughout the filter together with the proposed algorithmic decomposition allows a low power and area efficient implementation. This also avoids the storing of the coefficients in a ROM or the generation of the coefficients with rather complicated up/down counters. The architecture is applicablR to all comb decimation filters with sincR (f) response. A filter with k=3 and a programmable decimation factor has been integrated in a 3 ¿m CMOS process.

  • Bridging Defects

    This chapter contains sections titled: Introduction Bridges in ICs: Critical Resistance and Modeling Gate Oxide Shorts (GOS) Bridges in Combinational Circuits Bridges in Sequential Circuits Bridging Faults and Technology Scaling Conclusion References Exercises

  • Mixed Signals, Technology and Techniques

    A practical guide to the successful integration of digital and analog circuits Mixed-signal processing-the integration of digital and analog circuitry within computer systems-enables systems to take signals from the analog world and process them within a digital system. In fact, recent advances in VLSI technology performance now allow for the integration of digital and analog circuits on a single chip, a process that requires the use of analog pre- and post-processing systems such as converters, filters, sensors, drivers, buffers, and actuators. However, the lack of universal CAD tools for the synthesis, simulation, and layout of the analog part of the chip represents a design bottleneck of today's VLSI circuits. Mixed-Signal Systems: A Guide to CMOS Circuit Design presents a comprehensive general overview of the latest CMOS technology and covers the various computer systems that may be used for designing integrated circuits. Taking an original approach to one- and two- dimensional filter design, the author explores the many digital-oriented design systems, or silicon compilers, currently being used, and presents the basic methods, procedures, and tools used by each. In a thorough and systematic manner, the text: * Presents common features of digital-oriented design systems * Describes methods and tools that are not yet being applied in any compiler * Illustrates image processing systems that can be implemented on a single chip * Demonstrates the path from synthesis methods to the actual silicon assembly Essential reading for integrated circuit designers and developers of related computer programs, as well as advanced students of system design, this book represents an invaluable resource for anyone involved in the development of mixed-signal systems.

  • Service Company Needs

    This presentation considers the high temperature electronics and instrumentation needs of a logging service company. The following topics are addressed: 1) The Well-Logging Function 2) Evolution of the Techniques 3) Problems Due to Market Size 4) Identification of the Key Technologies 5) CMOS and Dielectric Isolation - A Review 6) Passive Components 7) Future Requirements

  • Open Defects

    This chapter contains sections titled: Introduction Modeling Floating Nodes in ICs Open Defect Classes Summary References Exercises

  • A 12bit SigmaDelta AnalogtoDigital Converter with a 15MHz Clock Rate

    This paper presents a sigma-delta analog-to-digital converter that achieves 12-bit integral and differential linearity and nearly 13-bit resolution without trimming. The baseband width is 120 kHz with a first filter pole at 60 kHz, clock frequency is 15 MHz, and only one 5-V power supply is needed. The circuit was realized in a p-well CMOS technology with 3-¿m minimum feature size. Compared with sigma-delta modulators published up to now [1], [2], the input signal frequency and clock rate limit have been increased by one order of magnitude. To achieve this increase, a new integrator concept was developed using bidirectional current sources. The circuit is fully self contained, requiring only a 15-MHz crystal and one blocking capacitor as external elements. This converter was developed as the analog front end of a digital echo cancellation circuit for an integrated services digital network (ISDN).



Standards related to CMOS

Back to Top

No standards are currently tagged "CMOS"