Conferences related to Digital Circuits

Back to Top

2018 IEEE Symposium on VLSI Circuits

Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies - Adaptive pow

  • 2020 IEEE Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies - Adaptive pow

  • 2016 IEEE Symposium on VLSI Circuits

    circuit design to address challenges of deeply scaled technologies - e.g. dfm, variability, reliability - digital circuit techniques - analog and mixed signal circuits such as data converters and amp

  • 2014 IEEE Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies - Adaptive pow

  • 2012 IEEE Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation

  • 2011 Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies - Adaptive pow

  • 2010 IEEE Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies - Adaptive pow

  • 2009 Symposium on VLSI Circuits

    Circuit design to address challenges of deeply scaled technologies - e.g. DFM, variability, reliability - Digital circuit techniques - Analog and mixed signal circuits such as data converters and amplifiers to address performance, power, technology scaling, and variability - Complex SOC systems describing new architectures and implementations - Circuit approaches for clock generation and distribution - Advances in memory circuits; especially for embedded memories in scaled technologies

  • 2008 IEEE Symposium on VLSI Circuits

  • 2007 IEEE Symposium on VLSI Circuits


2018 IEEE Symposium on VLSI Technology

New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2020 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2016 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2014 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices.

  • 2012 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2011 Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2010 IEEE Symposium on VLSI Technology

    New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D - system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices -

  • 2009 IEEE Symposium on VLSI Technology

    - New concepts and breakthroughs in VLSI processes and devices including Memory, Logic, I/O, and I/F (RF/Analog/MS, Imager, MEMS, etc.) - Advanced gate stack and interconnect in VLSI processes and devices - Advanced lithography and fine patternig technologies for high density VLSI - New functional devices beyond CMOS with a path for VLSI implantation - Packing of VLSI devices including 3D-system integration - Processes and devices modeling of VLSI devices - Reliability related to the above devices

  • 2008 IEEE Symposium on VLSI Technology

  • 2007 IEEE Symposium on VLSI Technology

  • 2006 IEEE Symposium on VLSI Technology


2017 IEEE International Solid- State Circuits Conference - (ISSCC)

The International Solid-State Circuits Conference is the foremost global forum for solid-state circuits and systems-on-a-chip. The Conference offers 5 days of technical papers and educational events related to integrated circuits, including analog, digital, data converters, memory, RF, communications, imagers, medical and MEMS IC's.


2014 IEEE Custom Integrated Circuits Conference - CICC 2014

The IEEE Custom Integrated Circuits Conference (CICC) is the premier conference devoted to IC development. CICC showcases original, first-published innovative analog and digital circuit techniques covering a broad spectrum of technical topics. It is a forum for circuit, IC and SoC designers, CAD developers, manufacturers and ASIC users. CICC is the conference to find out how to solve design problems and improve circuit design and chip design techniques.


2014 IEEE International Symposium on Circuits and Systems (ISCAS)

The IEEE International Symposium on Circuits and Systems (ISCAS) is the flagship conference of the IEEE Circuits and Systems Society and the world’s premier networking forum in the highly active fields of theory, design and implementation of circuits and systems.ISCAS 2014 will have a special focus on nano/bio circuits and systems applied to enhancing living and lifestyles, and seeks to address multidisciplinary challenges in healthcare and well-being, the environment and climate change.

  • 2013 IEEE International Symposium on Circuits and Systems (ISCAS)

    The Symposium will focus on circuits and systems employing nanodevices (both extremely scaled CMOS and non-CMOS devices) and circuit fabrics (mixture of standard CMOS and evolving nano-structure elements) and their implementation cost, switching speed, energy efficiency, and reliability. The ISCAS 2010 will include oral and poster sessions; tutorials given by experts in state-of-the-art topics; and special sessions, with the aim of complementing the regular program with topics of particular interest to the community that cut across and beyond disciplines traditionally represented at ISCAS.

  • 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012

    2012 International Symposium on Circuits and Systems (ISCAS 2012) aims at providing the world's premier forum of leading researchers in circuits and systems areas from academia and industries, especially focusing on Convergence of BINET (BioInfoNanoEnviro Tech.) which represents IT, NT and ET and leading Human Life Revolutions. Prospective authors are invited to submit papers of their original works emphasizing contributions beyond the present state of the art. We also welcome proposals on special tuto

  • 2011 IEEE International Symposium on Circuits and Systems (ISCAS)

    The IEEE International Symposium on Circuits and Systems (ISCAS) is the world's premier networking forum of leading researchers in the highly active fields of theory, design and implementation of circuits and systems.

  • 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010

    ISCAS is a unique conference dealing with circuits and systems. It's the yearly "rendez-vous" of leading researchers, coming both from academia and industry, in the highly active fields of theory, design and implementation of circuits and systems. The Symposium will focus on circuits and systems for high quality life and consumer technologies, including mobile communications, advanced multimedia systems, sensor networks and Nano-Bio Circuit Fabrics and Systems.

  • 2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009

    Analog Signal Processing, Biomedical Circuits and Systems, Blind Signal Processing, Cellular Neural Networks and Array Computing, Circuits and Systems for Communications, Computer-Aided Network Design, Digital Signal Processing, Life-Science Systems and Applications, Multimedia Systems and Applications, Nanoelectronics and Gigascale Systems, Neural Systems and Applications, Nonlinear Circuits and Applications, Power Systems and Power Electronic Circuits, Sensory Systems, Visual Signal Processing and Communi

  • 2008 IEEE International Symposium on Circuits and Systems - ISCAS 2008

  • 2007 IEEE International Symposium on Circuits and Systems - ISCAS 2007

  • 2006 IEEE International Symposium on Circuits and Systems - ISCAS 2006

  • 2005 IEEE International Symposium on Circuits and Systems - ISCAS 2005


More Conferences

Periodicals related to Digital Circuits

Back to Top

Circuits and Systems for Video Technology, IEEE Transactions on

Video A/D and D/A, display technology, image analysis and processing, video signal characterization and representation, video compression techniques and signal processing, multidimensional filters and transforms, analog video signal processing, neural networks for video applications, nonlinear video signal processing, video storage and retrieval, computer vision, packet video, high-speed real-time circuits, VLSI architecture and implementation for video technology, multiprocessor systems--hardware and software-- ...


Circuits and Systems I: Regular Papers, IEEE Transactions on

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.


Circuits and Systems II: Express Briefs, IEEE Transactions on

Part I will now contain regular papers focusing on all matters related to fundamental theory, applications, analog and digital signal processing. Part II will report on the latest significant results across all of these topic areas.


Circuits and Systems Magazine, IEEE


Computers, IEEE Transactions on

Design and analysis of algorithms, computer systems, and digital networks; methods for specifying, measuring, and modeling the performance of computers and computer systems; design of computer components, such as arithmetic units, data storage devices, and interface devices; design of reliable and testable digital devices and systems; computer networks and distributed computer systems; new computer organizations and architectures; applications of VLSI ...


More Periodicals

Most published Xplore authors for Digital Circuits

Back to Top

Xplore Articles related to Digital Circuits

Back to Top

Trends on EDA for low power

Ricardo Reis 2015 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO), 2015

One of the main issues in the design of modern integrated circuits is power reduction. Mainly in digital circuits, the power consumption was defined by the dynamic power consumption, during decades. But in the new NanoCMOs technologies, the static power due to the leakage current is becoming the main issue in power consumption. As the leakage power is related to ...


Subthreshold-leakage suppressed switched capacitor circuit based on super cut-off CMOS (SCCMOS)

K. Ishida; K. Kanda; A. Tamtrakarn; H. Kawaguchi; T. Sakurai 2005 IEEE International Symposium on Circuits and Systems, 2005

A subthreshold-leakage suppressed switched capacitor (SC) circuit based on a super cut-off CMOS (SCCMOS) scheme is introduced. This scheme realizes low- voltage SC circuits using low threshold voltage (VTH) transistors which are superior in drivability and are compatible with digital circuits. The SC circuit cannot be operated under 0.5 V with high-VTH devices, but, on the other hand, SC circuits ...


Upset of a flip-flop based counting circuit by EM transients

S. Kashyap; C. L. Gardner; J. A. Walsh 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161), 2001

The results of the upset of a ripple counter, constructed from D-type flip- flops, by transient pulses are presented in this paper. The results have shown that coupling of a transient pulse to one of the traces that connects the Q output of one stage to the clock input of the next stage of the counter can cause upset of ...


A delay model allowing nano-CMOS standard cells statistical simulation at the logic level

Antonio Mastrandrea; Francesco Menichelli; Mauro Olivieri 2011 7th Conference on Ph.D. Research in Microelectronics and Electronics, 2011

In nano-scale digital CMOS ICs, technology parameter variation limits the usefulness of traditional corner-based timing simulation in favor of statistical simulation. Yet, logic level delay modeling featuring technology variation aware timing is an open challenge. We present a new semi-empirical delay model of digital CMOS cells, accounting for input slope and technology parameters, featuring Spice-level accuracy and full suitability for ...


Current-mode digital circuits operating in mixed analogue-digital systems

A. Guzinski; P. Pawlowski Electronics Letters, 1998

Novel current-mode gates are presented. The current-mode circuits operate with an almost constant current drawn from the power supply, significantly reducing interference with other circuits located on the same silicon die


More Xplore Articles

Educational Resources on Digital Circuits

Back to Top

eLearning

Trends on EDA for low power

Ricardo Reis 2015 IEEE MTT-S International Conference on Numerical Electromagnetic and Multiphysics Modeling and Optimization (NEMO), 2015

One of the main issues in the design of modern integrated circuits is power reduction. Mainly in digital circuits, the power consumption was defined by the dynamic power consumption, during decades. But in the new NanoCMOs technologies, the static power due to the leakage current is becoming the main issue in power consumption. As the leakage power is related to ...


Subthreshold-leakage suppressed switched capacitor circuit based on super cut-off CMOS (SCCMOS)

K. Ishida; K. Kanda; A. Tamtrakarn; H. Kawaguchi; T. Sakurai 2005 IEEE International Symposium on Circuits and Systems, 2005

A subthreshold-leakage suppressed switched capacitor (SC) circuit based on a super cut-off CMOS (SCCMOS) scheme is introduced. This scheme realizes low- voltage SC circuits using low threshold voltage (VTH) transistors which are superior in drivability and are compatible with digital circuits. The SC circuit cannot be operated under 0.5 V with high-VTH devices, but, on the other hand, SC circuits ...


Upset of a flip-flop based counting circuit by EM transients

S. Kashyap; C. L. Gardner; J. A. Walsh 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161), 2001

The results of the upset of a ripple counter, constructed from D-type flip- flops, by transient pulses are presented in this paper. The results have shown that coupling of a transient pulse to one of the traces that connects the Q output of one stage to the clock input of the next stage of the counter can cause upset of ...


A delay model allowing nano-CMOS standard cells statistical simulation at the logic level

Antonio Mastrandrea; Francesco Menichelli; Mauro Olivieri 2011 7th Conference on Ph.D. Research in Microelectronics and Electronics, 2011

In nano-scale digital CMOS ICs, technology parameter variation limits the usefulness of traditional corner-based timing simulation in favor of statistical simulation. Yet, logic level delay modeling featuring technology variation aware timing is an open challenge. We present a new semi-empirical delay model of digital CMOS cells, accounting for input slope and technology parameters, featuring Spice-level accuracy and full suitability for ...


Current-mode digital circuits operating in mixed analogue-digital systems

A. Guzinski; P. Pawlowski Electronics Letters, 1998

Novel current-mode gates are presented. The current-mode circuits operate with an almost constant current drawn from the power supply, significantly reducing interference with other circuits located on the same silicon die


More eLearning Resources

IEEE-USA E-Books

  • Advances in BiCMOS and Bipolar Circuits

    This chapter contains sections titled: An Overview of BiCMOS State-of-the-Art Digital Circuits Performance Comparison of Driver Configurations and Full-Swing Techniques for BiCMOS Logic Circuits A Feedback-Type BiCMOS logic Gate A High Performance BiCMOS 32-bit Microprocessor O.5-?>m- 2M-Transistor BiPNMOS Channelless Gate Array A 1.5-V Full-Swing BiCMOS Logic Circuit 3.3-V BiCMOS Circuit Techniques for 250-MHz RISC Arithmetic Modules Advanced Bipolar Circuits High-Performance Standard Cell Library and Modeling Technique for Differential Advanced Bipolar Current Tree Logic High-Speed Low-Power ECL Circuit with AC-Coupled Self-Biased Dynamic Current Source and Active-Pull-Down Emitter-Follower Stage Self-Biased Feedback-Controlled Pull-Down Emitter Follower for High-Speed Low- Power Bipolar Logic Circuits An ECL Gate with Improved Speed and Low Power in a BiCMOS Process Merged CMOS/Bipolar Current Switch Logic (MCSL)

  • Low Power Digital Design

    This part contains sections titled: Introduction Sources of power dissipation in digital circuits Low power CMOS design A case study Summary This part contains sections titled: References

  • DELIGHT.SPICE: An OptimizationBased System for the Design of Integrated Circuits

    DELIGHT.SPICE is the union of the DELIGHT interactive optimization-based computer-aided-design system and the Spice circuit analysis program. With the DELIGHT.SPICE tool, circuit designers can take advantage of recent powerful optimization algorithms - and a methodology that emphasizes designer _intuition_ and man-machine _interaction_ in an approach in which designer and computer are complementary - to automatically adjust parameters of electronic circuits in order to improve their performance. They may optimize arbitrary performance criteria as well as study complex tradeoffs between multiple competing objectives, while simultaneously satisfying multiple constraint specifications. The optimization runs much more efficiently than previously by dint of the fact that the Spice program used has been enhanced to perform dc, ac, and transient sensitivity computation. Industrial analog and digital circuits have been redesigned using this tool, yielding substantial improvement in circuit performance.

  • No title

    The Boolean Differential Calculus (BDC) is a very powerful theory that extends the structure of a Boolean Algebra significantly. Based on a small number of definitions, many theorems have been proven. The available operations have been efficiently implemented in several software packages. There is a very wide field of applications. While a Boolean Algebra is focused on values of logic functions, the BDC allows the evaluation of changes of function values. Such changes can be explored for pairs of function values as well as for whole subspaces. Due to the same basic data structures, the BDC can be applied to any task described by logic functions and equations together with the Boolean Algebra. The BDC can be widely used for the analysis, synthesis, and testing of digital circuits. Generally speaking, a Boolean differential equation (BDE) is an equation in which elements of the BDC appear. It includes variables, functions, and derivative operations of these functions. The solution of su h a BDE is a set of Boolean functions. This is a significant extension of Boolean equations, which have sets of Boolean vectors as solutions. In the simplest BDE a derivative operation of the BDC on the left-hand side is equal to a logic function on the right-hand side. The solution of such a simple BDE means to execute an operation which is inverse to the given derivative. BDEs can be applied in the same fields as the BDC, however, their possibility to express sets of Boolean functions extends the application field significantly.

  • Combinational Logic

    This chapter contains sections titled: AND and NOT Grouping with Parentheses AND and OR with More Than Two Inputs Algebraic Examples of Arbitrary-Input AND and OR Functions Truth Tables for Arbitrary-Input AND and OR Functions Creating Arbitrary-Input AND and OR Gates from the Old Two-Input Kind An Arbitrary-Input AND Gate An Arbitrary-Input OR Gate

  • A Voiceband Codec with Digital Filtering

    Oversampling and digital filtering have been used to design a per-channel voiceband eedec with resolution that exceeds the typical transmission system requirement by more than 15 dB. This extended dynamic range will allow for tbe use of digital processing in the management of signal levels and system characteristics in many telecommunicatinn applications. Digital filtering contained in the codec provides rejection of out-of-band inputs and smoothing of the analog output tbat is sufficient to eliminate the need for analog filtering in most telephone applications. Some analog filtering may be required only to maintaih the expanded dynamic range in cases where there is a danger of large amounts of out-of-band energy on the analog input impairing the dynamic range of tbe modulator. The encoder portion of the oversampled codec comprises an interpolating modulator that samples at 256 kHz followed by digital filtering that produces a 16-bit PCM code at a sample rate of 8 kHz. In the decoder, digital processing is used to raise the sampling rate to 1 MHz prior to demodulation in a 17-level interpolating demodulator. The circuits in the codec are designed to be suitable for large-scale integration. Component matching tolerances required in the analog circuits are of the order of only ±1 percent, while the digital circuits can be implemented with fewer than 5000 gates with delays on the order of 0.1¿s In this paper the response of the codec is described mathematically and the results are confirmed by measurements of experimental breadboard models.

  • Wavelets in Packaging, Interconnects, and EMC

    In this chapter we study multiconductor, multilayered transmission lines (MMTL) employing quasi-static, quasi-dynamic, and full-wave analyses. We begin with the quasi-static formulation (QSF), which provides the parasitic capacitance, inductance, resistance, and conductance. We introduce an intermediate formulation between that of the quasi-static and full-wave, referred to as the quasi-dynamic formulation (QDF). Next, we present the full- wave analysis, from which we extract the scattering parameters. The emphasis of this chapter is given to packaging and interconnects of high-speed digital circuits and systems and the implementation of numerical algorithms using wavelets.

  • Laws of Boolean Algebra

    This chapter contains sections titled: Sets of Axioms Perfect Induction Deduction Allowed Manipulations of Boolean Equations Principle of Duality

  • Soi Technology and Circuits

    This chapter contains sections titled: Introduction Device Design Considerations for PD SOI versus FD SOI Device Results PD - SOI CMOS Digital Circuits SOI for Low Power Conclusion This chapter contains sections titled: References

  • About the Editors

    "Leading experts in the field present this collection of original contributions as a practical approach to low-power analog and digital circuit theory and design, illustrated with important applications and examples. LOW- VOLTAGE/LOW-POWER INTEGRATED CIRCUITS AND SYSTEMS features comprehensive coverage of the latest techniques for the design, modeling, and characterization of low-power analog and digital circuits. LOW-VOLTAGE/LOW- POWER INTEGRATED CIRCUITS AND SYSTEMS will help you improve your understanding of the trade-offs between analog and digital circuits and systems. It is an invaluable resource for enhancing your designs. This book is intended for senior and graduate students. It is also intended as a key reference for designers in the semiconductor and communication industries. Highlighted applications include: * Low-voltage analog filters * Low-power multiplierless YUV to RGB based on human vision perception * Micropower systems for implantable defibrillators and pacemakers * Neuromorphic systems * Low-power design in telecom circuits"



Standards related to Digital Circuits

Back to Top

No standards are currently tagged "Digital Circuits"